# Computer Organization Lab 2: Single Cycle CPU - Simple Edition

Due: 2019/7/27

#### 1. Goal

Utilizing the ALU in Lab1 to implement a simple single cycle CPU (Not required. See Appendix.). CPU is the most important unit in computer system. Read the document carefully and do the lab, and you will have elementary knowledge of a MIPS CPU.

### 2. Homework Requirement


- a. Please use ModelSim or Xilinx as your HDL simulator.
- b. Please attach student IDs as comments at the top of each file.
- c. Please zip the archive and name it as "ID.zip".
- d. Program Counter, Instruction Memory, Register File and Testbench are supplied.
- e. Instruction set: the following instructions have to be executable in your CPU design (80%).

(For the ones who can't read testcase txt files or dump result txt file, please change the relative path in testbench and instr\_memory file to absolute path.)

Instruction	Name	Example	Meaning	Op Field	Function Field
add	Addition	add r1,r2,r3	r1=r2+r3	0	32 (0x20)
addi	Add Immediate	addi r1,r2,100	r1=r2+100	8	0
sub	Subtraction	sub r1,r2,r3	r1=r2-r3	0	34 (0x22)
and	Logic AND	and r1,r2,r3	r1=r2&r3	0	36 (0x24)
or	Logic OR	or r1,r2,r3	r1=r2 r3	0	37 (0x25)
slt	Set on Less Than	slt r1,r2,r3	if(r2 <r3) r1="1&lt;br">else r1=0</r3)>	0	42 (0x2a)
slti	Set on Less Than Immediate	slti r1,r2,10	if(r2<10) r1=1 else r1=0	10 (0xa)	0
beq	Branch on Equal	beq r1,r2,25	if(r1==r2) goto PC+4+100	4	0

- f. Any work by fraud will absolutely get 0 point.
- g. If you don't follow the architecture diagram, you'll get 0 point.

## 3. Architecture Diagram



Top module: Simple\_Single\_CPU

#### 4. Test

There are 2 test patterns, CO\_P2\_test\_data1.txt, CO\_P2\_test\_data2.txt.

The default pattern is the first one. Please change the column 39 in the file "Instr\_Memory.v" if you want to test another case:

\$readmemb("CO\_P2\_test\_data1.txt", Instr\_Mem)

The following are the assembly code for the test patterns:

Case 1	Case 2		
addi r1,r0,10	addi r6,r0,2		
addi r2,r0,4	addi r7,r0,14		
slt r3,r1,r2	and r8,r6,r7		
beq r3,r0,1	or r9,r6,r7		
add r4,r1,r2	addi r6,r6,-1		
sub r5,r1,r2	slti r1,r6,1		
	beq r1,r0,-5		
Result	Result		
r1=10 r2=4 r3=0 r4=0 r5=6	r6=0 r7=14 r8=0 r9=15 r1=1		

The file "CO\_P2\_Result.txt" will be generated after executing the testbench. Check your answer with it.

#### 5. Grade

- a. **Total:** 100 points (plagiarism will get 0 point)
- b. Report: 20 points
- c. Late submission: Score \* 0.8 before 5/16. After 5/16, you will get 0.

Please put all the .txt files and project in the same folder, after simulation finishes, you will get some information.

#### 6. Q&A

If you have any question, it is recommended to ask in the <u>facebook discussion</u> forum.

## 7. Appendix

**In this lab, you can use a behavioral 32-bit ALU.** Here is the example of an 32-bit from the textbook:




FIGURE C.5.14 The symbol commonly used to represent an ALU, as shown in Figure C.5.12. This symbol is also used to represent an adder, so it is normally labeled either with ALU or Adder.

```
module MIPSALU (ALUCt1, A, B, ALUOut, Zero);
   input [3:0] ALUCtl;
   input [31:0] A,B;
   output reg [31:0] ALUOut;
   output Zero:
   assign Zero - (ALUOut--O); //Zero is true if ALUOut is O
   always @(ALUctl, A, B) begin //reevaluate if these change
      case (ALUct1)
         0: ALUOut <= A & B;
         1: ALUOut <= A | B;
         2: ALUOut <= A + B;
         6: ALUOut <= A - B;
         7: ALUOut <= A < B ? 1 : 0;
         12: ALUOut <= ~(A | B); // result is nor
         default: ALUOut <= 0:
      endcase
    end
endmodule
```

FIGURE C.5.15 A Verilog behavioral definition of a MIPS ALU.