
Give the waveform of the simulation results in 2A, and explain whether it is correct or not. If there is a situation where the output oscillates between 0 and 1, please briefly explain the reason.




According to the Truth Table and Characteristic Table on the right side, and considering the propagation delay issue, we can determine that the waveform is correct. The reason for the oscillation is that in the state where D=1 and E=1, it only lasts for 1 second. The gates in the latch have propagation delay, and before the input E is fully calculated, it changes, causing both Q and Qb to become 1 at 53 seconds, resulting in an indeterminate state.

	Truth table			
Times	D	E	Q	Qb^{\dagger}
0	0	0	_	-
5	0	1	0	1
10	D	0	0	1
15	1	D	0	1
20	I	١	1	0
25	D	D	١	0
30	O	Ţ	0	1
35	0	0	0	(
50	1	١	ſ	0
51	١	0	1	0

	latch wacter	istic Table
E	D	Next state
O	X	No change
1	Ţ	Set (Q*=1)
١	O	Reset (Q+ = 0)

2

Give the waveform of the simulation results in 2B, observe when the flip flop changes state, and explain whether the waveform is correct or not.



According to the Truth Table and Characteristic Table on the right side, and considering the propagation delay issue, we can determine that the waveform is correct. The D flip-flop sets the next stage of Q to the value of D. Therefore, by observing the waveform, we can see that the waveform of Q fluctuates in accordance with the value of D.

Truth		Table
D	Q [†]	\bar{Q}^{\dagger}
0	0	1
1	- 1	0
0	0	1
1	1	0
0	0	1
1	1	0
0	0	1
1	١	0


characteristic
Table


D Q[†]
0 0
1 1


Describe the design of the Mealy type synchronous sequential circuit in 2C by using D flip flops based on the design procedure of synchronous sequential circuits. Derive the flip flop input equations and output equation, and draw the logic circuit diagram of the circuit by using D flip flops as basic building blocks. Then, give the waveform of the simulation results in 2C, explain how you design your testbench, show the state transitions and outputs for the input stimuli, and determine whether each of the two circuit modules designed by you is correct or not.

Designing Process

present state	Nex ×=0	t state X=	Outp X=0	
S.	54	5,	1	D
5,	S5	Sz	1	0
S2	S_3	S3	0	1
\int_3	S.	So	0	1
S4	55	5	D	1
S6	_	S.	-	0







 $D_{\circ} = Q_{2}^{'}Q_{1}Q_{0}^{'} + Q_{2}^{'}Q_{0}^{'}\mathcal{X} + Q_{2}^{'}Q_{1}^{'}Q_{0}\mathcal{X}^{'}$


+ Q2Q1Q0 + Q2Q1X


11

0

Z = Q'Q'X' + Q'Q'X

+ Q', Dox + Q20, Dox





Z: Lab3_Converter_state_diagram

Z1: Lab3_Converter_structure

Test Bench Design Describe and outputs for the input stimuli

Since the task requires converting Excess-3 code to BCD code, it is necessary to test whether the conversion is correct by using the Excess-3 codes 0011 to 1100 (0 to 9 in decimal), which correspond to the BCD codes 0000 to 1001 (0 to 9 in decimal). Therefore, the Test Bench needs to be written using the Excess-3 codes 0011 to 1100 (0 to 9 in decimal) for testing.

Correctness of the waveform

The aspect we need to focus on is the situation when CLK equals O. According to the design method of the Test Bench mentioned above and the corresponding table of Excess-3 codes to BCD on the right side, we can conclude that the waveform is correct.

Daginaal	Dinay (DCD)	E 0
Decimal	Binay (BCD)	Excess-3
	8 4 2 1	Code
0	0 0 0 0	0011
1	0001	0100
2	0 0 1 0	0101
3	0 0 1 1	0110
4	0 1 0 0	0111
5	0 1 0 1	1000
6	0 1 1 0	1001
7	0 1 1 1	1010
8	1000	1011
9	1 0 0 1	1100



Describe what you have learned from this lab unit and discuss the problems or difficulties encountered in this lab.

During this lab, I had the opportunity to implement sequential circuits using HDL. This hands-on experience greatly enhanced my understanding of the inner workings of circuits like the D-Latch and D Flip-Flop. Although it took me some time to grasp the intricacies of the Verilog code for the Mealy Type circuit, the overall experience proved to be highly beneficial for me.

