
HEXFET® Power MOSFET

- Isolated Package
- High Voltage Isolation= 2.5KVRMS ®
- Sink to Lead Creepage Dist.= 4.8mm
- 175°C Operating Temperature
- Dynamic dv/dt Rating
- Low Thermal Resistance



$$V_{DSS} = 60V$$


$$R_{DS(on)} = 0.028\Omega$$

$$I_{D} = 30A$$

Description

Third Generation HEXFETs from International Rectifier provide the designer with the best combination of fast switching, ruggedized device design, low on-resistance and cost-effectiveness.

The TO-220 Fullpak eliminates the need for additional insulating hardware in commercial-industrial applications. The moulding compound used provides a high isolation capability and a low thermal resistance between the tab and external heatsink. This isolation is equivalent to using a 100 micron mica barrier with standard TO-220 product. The Fullpak is mounted to a heatsink using a single clip or by a single screw fixing.



Absolute Maximum Ratings

	Parameter	Max.	Units
I _D @ T _C = 25°C	Continuous Drain Current, V _{GS} @ 10 V	30	
I _D @ T _C = 100°C	Continuous Drain Current, VGS @ 10 V	21	A
I _{DM}	Pulsed Drain Current ①	120	
P _D @ T _C = 25°C	Power Dissipation	48	W
	Linear Derating Factor	0.32	W/°C
V _{GS}	Gate-to-Source Voltage	±20	V
Eas	Single Pulse Avalanche Energy ②	100	mJ
dv/dt	Peak Diode Recovery dv/dt ③	4.5	V/ns
TJ	Operating Junction and	-55 to +175	
T _{STG}	Storage Temperature Range		°C
,	Soldering Temperature, for 10 seconds	300 (1.6mm from case)	
	Mounting Torque, 6-32 or M3 screw	10 lbf•in (1.1 N•m)	

Thermal Resistance

	Parameter	Min.	Тур.	Max.	Units
Resc	Junction-to-Case	_	_	3.1	°C/W
ReJA	Junction-to-Ambient		_	65	0/11



Electrical Characteristics @ T_J = 25°C (unless otherwise specified)

Ĺ	Parameter	Min.	Тур.	Max.	Units	Test Conditions
V _{(BR)DSS}	Drain-to-Source Breakdown Voltage	60	_	-	٧	V _{GS} =0V, I _D = 250μA
ΔV _{(BR)DSS} /ΔT _J	Breakdown Voltage Temp. Coefficient	_	0.060	_	V/°C	Reference to 25°C, I _D = 1mA
R _{DS(on)}	Static Drain-to-Source On-Resistance	_	_	0.028	Ω	V _{GS} =10V, I _D =18A ④
V _{GS(th)}	Gate Threshold Voltage	2.0	_	4.0	٧	V _{DS} =V _{GS} , I _D = 250μA
G fs	Forward Transconductance	15		-	S	V _{DS} =25V, I _D =18A ④
I _{DSS}	Drain-to-Source Leakage Current	_	_	25		V _{DS} =60V, V _{GS} =0V
IDSS	Diam-to-Source Leakage Outrent	_		250	μΑ	V _{DS} =48V, V _{GS} =0V, T _J =150°C
I _{GSS}	Gate-to-Source Forward Leakage	_	_	100	nΑ	V _{GS} =20V
IGSS	Gate-to-Source Reverse Leakage	_	_	-100	ВД	V _{GS} =-20V
Q_g	Total Gate Charge	_		95		I _D =52A
Qgs	Gate-to-Source Charge	_	_	27	nC	V _{DS} =48V
Q_{gd}	Gate-to-Drain ("Miller") Charge			46		V _{GS} =10V See Fig. 6 and 13 @
t _{d(on)}	Turn-On Delay Time	_	19			V _{DD} =30V
t _r	Rise Time	_	120	_	ns	I _D =52A
t _{d(off)}	Turn-Off Delay Time		55		.,,	R _G =9.1Ω
t _f	Fall Time	_	86			R _D =0.54Ω See Figure 10 [®]
L _D	Internal Drain Inductance	ı	4.5	_	nН	Between lead, 6 mm (0.25in.)
Ls	Internal Source Inductance	I	7.5	_	1111	from package and center of die contact
C _{iss}	Input Capacitance	_	2500	_		V _{GS} =0V
Coss	Output Capacitance	_	1200	_	рF	V _{DS} = 25V
C _{rss}	Reverse Transfer Capacitance		200	_ [f=1.0MHz See Figure 5
С	Drain to Sink Capacitance	_	12	_	рF	f=1.0MHz

Source-Drain Ratings and Characteristics

	Parameter	Min.	Тур.	Max.	Units	Test Conditions
Is	Continuous Source Current (Body Diode)		_	30	Λ	MOSFET symbol showing the
I _{SM}	Pulsed Source Current (Body Diode) ①	_	_	120	A	integral reverse p-n junction diode.
V_{SD}	Diode Forward Voltage	-	_	2.5	٧	T _J =25°C, I _S =30A, V _{GS} =0V @
t _{rr}	Reverse Recovery Time		140	300	ns	T _J =25°C, I _F =52A
Qrr	Reverse Recovery Charge	-	1.2	2.8	μС	di/dt=100A/μs ④
ton	Forward Turn-On Time	Intrinsi	Intrinsic turn-on time is neglegible (turn-on is dominated by Ls+LD)			

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature (See Figure 11)
- ③ lsp≤52A, di/dt≤250A/ μ s, Vpp≤V(BR)pss, TJ≤175°C
- ⑤ t=60s, f=60Hz

- ④ Pulse width ≤ 300 μ s; duty cycle ≤2%.




Fig 1. Typical Output Characteristics, T_C=25°C




Fig 2. Typical Output Characteristics, T_C=175°C




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance Vs. Temperature




Fig 5. Typical Capacitance Vs. Drain-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 6. Typical Gate Charge Vs. Gate-to-Source Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current Vs. Case Temperature




Fig 10a. Switching Time Test Circuit




Fig 10b. Switching Time Waveforms




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig 12a. Unclamped Inductive Test Circuit




Fig 12b. Unclamped Inductive Waveforms




Fig 13a. Basic Gate Charge Waveform




Fig 12c. Maximum Avalanche Energy Vs. Drain Current




Fig 13b. Gate Charge Test Circuit

Appendix A: Figure 14, Peak Diode Recovery dv/dt Test Circuit - See page 1505

Appendix B: Package Outline Mechanical Drawing - See page 1510

Appendix C: Part Marking Information - See page 1517

International Rectifier