HIGH SPEED CMOS 64K-BIT STATIC RAM

DESCRIPTION

The SRM2264L_{10/12} is an 8,192 words x 8 bits asynchronous, static, random access memory on a monolithic CMOS chip. Its very low standby power requirement makes it ideal for applications requiring non-volatile storage with back-up batteries. The asynchronous and static nature of the memory requires no external clock or refreshing circuit. Both the input and output ports are TTL compatible; and the three-state output allows easy expansion of memory capacity.

FEATURES

● Fast access time

SRM2264L₁₂ 120ns (Max)

● Low supply currentStandby : 0.5µA (Typ)

Operation: 47mA (Typ)100ns 45mA (Typ)120ns

● Completely staticNo clock required


● Single power supply5V ± 10%

TTL compatible inputs and outputs

3-state output with wired-OR capability

Non-volatile storage with back-up batteries

■BLOCK DIAGRAM



■ PIN CONFIGURATION

A12 0 2 27 WE A12 0 2 27 WE A7 0 3 26 0 CS2 A6 0 4 25 0 A8 A5 0 5 S 24 0 A9 A4 0 6 RN 23 0 A11 A3 0 7 22 20 0E A2 0 8 21 0 A10 A1 0 9 20 0 CS1 A0 010 19 1/08 1/01011 180 1/07 1/02 012 17 1/06 1/03 013 16 1/05 Vss 014 15 1/04	A7 [3 26] CS2 A6 [4 25] A8	
--	-----------------------------------	--

■ PIN DESCRIPTION

A0 to A12	Address Input
WE	Write Enable
ŌE	Output Enable
CS1, CS2	Chip Select
I/O1 to 8	Data I/O
VDD	Power Supply(+5V)
Vss	Power Supply(0V)
NC	No connection

ABSOLUTE MAXIMUM RATINGS

(Vss=0V)

<u>.</u>			
Parameter	Symbol	Ratings	Unit
Supply voltage	Voo	-0.5 to 7.0	V
Input voltage *	Vı	-0.5 to 7.0	V
Input/Output voltage*	Vivo	-0.5 to VDD+O.3	V
Power dissipation	Po	1.0	W
Operating temperature	Topr	0 to 70	°C
Storage temperature	Tstg	-65 to 150	•€
Soldering temperature and time	Tsol	260°C, 10s (at lead)	_

 $^{^{\}star}$ V_I, V_I/o (Min) = -1.0V when pulse width is 50 ns

RECOMMENDED DC OPERATING CONDITIONS

(Vss	= 0V	, Ta	=	0	to	70°C	
							٦

Parameter	Symbol	Min	Тур	Max	Unit
Supply Valtage	VDD	4.5	5.0	5.5	٧
Supply Voltage	Vss	0	0	0	V
Input Voltage	ViH	2.2	3.5	VDD + 0.3	V
input voltage	VIL	-0.3,*	_	0.8	V

ELECTRICAL CHARACTERISTICS

DC Electrical Characteristics

 $(VDD = 5V \pm 10\%, Vss = 0V, Ta = 0 to 70°C)$

Parameter	Symbol	Conditions		M2264L	10	SRN	12264L1	2	Unit
			Min	Typ*	Max	Min	Typ*	Max	
Input leakage current	ILI	Vi = 0 to VDD	-1	_	1	-1	_	1	μА
Standby supply current	IDDS	CS1=VIH or CS2=VIL		0.5	1.0	_	0.5	1.0	mA
	IDDS1	CS1=CS2≥VDD -0.2V or CS2≤0.2V	_	0.5	20	_	0.5	20	μА
Average operating current	IDDA	V⊫Vı∟,Vıн lı/o=0mA toyc=Min	_	47	82	_	45	80	mA
Operating supply current	IDDO	VI=VIL,VIH II/O=0mA	_	35	60	_	35	60	mA
Output leakage	ILO	CS1=VIH or CS2=VIL or WE=VIL	-1	_	1	-1	_	1	μΑ
		or OE=VIH, VVO=0 to VDD							
High level output voltage	Vон	IOH=-1.0mA	2.4	VDD-0.1	1	2.4	VDO-0.1		V
Low level output voltage	Vol	loL=4.0mA	_	0.2	0.4	_	0.2	0.4	V

Terminal Capacitance

(f = 1MHz, Ta = 25°C)

Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Address Capacitance	CADD	VADD = 0V		3	5	ρF
Input Capacitance	Cı	Vı = 0V		5	6	ρF
I/O Capacitance	Cvo	V/o = 0V	_	6	7	ρF

● AC Electrical Characteristics O Read Cycle

 $(VDD = 5V \pm 10\%, Vss = 0V, Ta = 0 to 70°C)$

Parameter	Symbol	Conditions	SRM22	64L10	SRM2264L	.12	Unit
, aramotor	oyiiibbi	The state of the s		Max	Min	Max]
Read cycle time	tRC		100	_	120		ns
Address access time	tacc			100	_	120	ns
CS1 access time	tACS1	*1		100		120	ns
CS2 access time	tACS2			100		120	ns
OE access time	toe			_ 50		60	ns
CS1 output set time	tCLZ1		10		10	_	ns
CS1 output floating time	tCHZ1			35		40	ns
CS2 output set time	tCLZ2	*2	10	_	10		ns
CS2 output floating time	tCHZ2			35	_	40	ns
OE output set time	toLZ		5	_	5	_	ns
OE output floating time	tonz		_	35	_	40	ns
Output hold time	tон	*1	10	_	10	_	ns ·

^{*} If pulse width is less than 50 ns, it is -1.0V

O Write Cycle


			SRM2	264L10	SRM2		
Parameter	Symbol	Conditions	Min	Max	Min	Max	Unit
Write cycle time	twc		100	_	120	<u> </u>	ns
Chip select time 1	tcw1		80		85	_	ns
Chip select time 2	t CW2		80		85	_	ns
Address enable time	taw		80		85		ns
Address setup time	t AS	*1	0	<u> </u>	0	_	ns
Write pulse width	twp		60		70		ns
Address hold time	twr		0	_	0	_	ns
Input data setup time	tow]	50	_	50	_	ns
Input data hold time	toH		0	_	0	I —	ns
WE output floating	twHz	*3		35		40	ns
WE output setup time	tow	1	5	_	5	T —	ns

* 1 Test Conditions

- 1. Input pulse level: 0.8V to 2.4V
- 2. tr = tf = 10ns
- 3. Input and output timing reference levels: 1.5V
- 4. Output load ITTL + CL = 100pF

* 3 Test Conditions

- 1. Input pulse level: 0.8V to 2.4V
- 2. tr = tf = 10ns
- 3. Test circuit




 V_{DD}

Test : tow,twnz Hi-Z →"H" and "H" →Hi-Z SW is Voo side Test : tow,twnz Hi-Z →"L" and "L" →Hi-Z SW is Vss side

Output turnon turnoff time




●Timing Chart



* 2 Test Conditions


1. Input pulse level: 0.8V to 2.4V





Test : tcHz1, tcHz2, toHz Both SW1 and SW2 are close


Test : tcLz1, tcLz2, toLz Hi-Z→"H" SW1 is open, SW2 is close. Test : tcl.z1, tcl.z2, tol.z Hi-Z→"L" SW1 is close, SW2 is open.

Output turnon turnoff time









Note: 1. During read cycle time, WE is to be "H" level.

- 2. During write cycle time that is controlled by $\overline{\text{CS1}}$ or CS2, Output Buffer is in high impedance state whether $\overline{\text{OE}}$ level is "H" or "L".
- 3. During write cycle time that is controlled by $\overline{\text{WE}}$, Output Buffer is high impedance state if $\overline{\text{OE}}$ is "H" level.

DATA RETENTION CHARACTERISTIC WITH LOW VOLTAGE POWER SUPPLY


 $(Ta = 0 to 70^{\circ}C)$


Parameter	Symbol	Conditions	Min	Тур	Max	Unit
Data retention supply voltage	V _{DDR}		2.0	_	5.5	V
Data retention current	IDDR	V _{DD} = 3V CS1 = CS2 ≥ V _{DD} - 0.2V or CS2 > 0.2V		i –	10	μA
Chip select data hold time	t _{CDR}	i	0	_	- :	ns
Operation recovery time	t _R		t _{RC} *			ns

^{*}tRC = Read cycle time

Data retention timing (CSI Control)

Data retention timing (CS2 Control)





■ FUNCTIONS

● Truth Table

CS1	CS2	ŌΕ	WE	A0 to A12	DATA I/O	Mode	I _{DD}
Н	Х	_			Hi-Z	Unselected	I _{DDS} , I _{DDS1}
	L		_	_	— Hi-Z		I _{DDS} , I _{DDS1}
L	Н	х	L	Stable	Input data	Write	I _{DDO}
L	Н	L	Н	Stable	Output data	Read	I _{DDO}
L	Н	Н	Н	Stable	Hi-Z	Output disable	I _{DDO}

X: "H" or "L", -: "H", "L" or "Hi-Z"

Reading data

Data is able to be read when the address is setted while holding $\overline{CS1}$ = "L", $\overline{CS2}$ = "H", \overline{OE} = "L" and \overline{WE} = "H". Since Data I/O terminals are in high impedance state when \overline{OE} = "H", the data bus line can be used for any other objective, then access time apparently is able to be cut down.

A-18

Writing data

There are the following four ways of writing data into the memory.

- (1) Hold CS2 ="H", WE="L" set addresses and give "L" pulse to CS1.
- (2) Hold CS1="L". WE ="L", set addresses and give "H" pulse to CS2.

(3) Hold $\overline{\text{CS}1}$ = "L", CS2 = "H", set addresses and give "L" pulse to $\overline{\text{WE}}$.

(4) After setting addresses, give "L" pulse to $\overline{\text{CS}1}$, $\overline{\text{WE}}$ and give "H" pulse to CS2.

Anyway, data on the Data I/O terminals are latched up into the SRM2264L90/10/12at the end of the period that CS1, $\overline{\rm WE}$ are "L" level, and CS2 is "H" level. As Data I/O terminals are in high impedance state when any of $\overline{\rm CS1}$, $\overline{\rm OE}$ = "H", or CS2 = "L", the contention on the data bus can be avoided.

Standby mode

When CS1 is "H" or CS2 is "L" level, the SRM2264L90/10/12 is in the standby mode which has retaining date operation. In this case Data I/O terminals are Hi-Z, and all inputs of addresses, WE and data can be any "H" or "L". When CS1 and CS2 level are in the range over VDD-0.2V, or CS2 level is in the range under 0.2V, in the SRM2264L10/12 there is almost no current flow except through the high resistance parts of the memory.

PACKAGE DIMENSIONS

28 pin DIP C28 (mm) M28-2 28-pin SOP י מסת במסת במחה מ"מ"

SRM2264LM90/10/12 has the same characteristics as SRM2264LC90/10/12.

unit : inch (mm)

■CHARACTERISTICS CURVES

