8-bit synchronous binary down counter Rev. 03 — 12 November 2004

Product data sheet

General description 1.

The 74HC40103 is a high-speed Si-gate CMOS device and are pin compatible with the 40103 of the 4000B series. The 74HC40103 is specified in compliance with JEDEC standard no. 7A.

The 74HC40103 consists of an 8-bit synchronous down counter with a single output which is active when the internal count is zero. The 74HC40103 contains a single 8-bit binary counter and has control inputs for enabling or disabling the clock (CP), for clearing the counter to its maximum count and for presetting the counter either synchronously or asynchronously. All control inputs and the terminal count output (TC) are active-LOW logic.

In normal operation, the counter is decremented by one count on each positive-going transition of the clock (CP). Counting is inhibited when the terminal enable input (TE) is HIGH. The terminal count output (TC) goes LOW when the count reaches zero if TE is LOW, and remains LOW for one full clock period.

When the synchronous preset enable input (PE) is LOW, data at the jam input (P0 to P7) is clocked into the counter on the next positive-going clock transition regardless of the state of TE. When the asynchronous preset enable input (PL) is LOW, data at the jam input (P0 to P7) is asynchronously forced into the counter regardless of the state of PE, TE, or CP. The jam inputs (P0 to P7) represent a single 8-bit binary word.

When the master reset input (\overline{MR}) is LOW, the counter is asynchronously cleared to its maximum count (decimal 255) regardless of the state of any other input.

If all control inputs except $\overline{\text{TE}}$ are HIGH at the time of zero count, the counters will jump to the maximum count, giving a counting sequence of 256 clock pulses long.

The 74HC40103 may be cascaded using the $\overline{\text{TE}}$ input and the $\overline{\text{TC}}$ output, in either a synchronous or ripple mode.



2. Features

- Cascadable
- Synchronous or asynchronous preset
- Low-power dissipation
- Complies with JEDEC standard no. 7A
- ESD protection:
 - ◆ HBM EIA/JESD22-A114-B exceeds 2000 V
 - ◆ MM EIA/JESD22-A115-A exceeds 200 V.
- Multiple package options
- Specified from -40 °C to +80 °C and from -40 °C to +125 °C.

3. Applications

- Divide-by-n counters
- Programmable timers
- Interrupt timers
- Cycle/program counters.

4. Quick reference data

Table 1: Quick reference data $GND = 0 \ V; T_{amb} = 25 \ ^{\circ}C; t_f = t_f = 6 \ ns.$

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{PHL} , t _{PLH}	propagation delay CP to $\overline{\text{TC}}$	$C_L = 15 pF;$ $V_{CC} = 5 V$	-	30	-	ns
f _{max}	maximum clock frequency	$C_L = 15 \text{ pF};$ $V_{CC} = 5 \text{ V}$	-	32	-	MHz
Cı	input capacitance		-	3.5	-	pF
C_{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC}	[1] _	24	-	pF

[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o)$ where:

f_i = input frequency in MHz;

f_o = output frequency in MHz;

C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\Sigma(C_L \times V_{CC}^2 \times f_0)$ = sum of outputs.

5. Ordering information


Table 2: Ordering information


74HC40103D	Package						
	Temperature range	Name	Description	Version			
74HC40103N	–40 °C to +125 °C	DIP16	plastic dual in-line package; 16 leads (300 mil)	SOT38-4			
74HC40103D	–40 °C to +125 °C	SO16	plastic small outline package; 16 leads; body width 3.9 mm	SOT109-1			
74HC40103DB	–40 °C to +125 °C	SSOP16	plastic shrink small outline package; 16 leads; body width 5.3 mm	SOT338-1			
74HC40103PW	–40 °C to +125 °C	TSSOP16	plastic thin shrink small outline package; 16 leads; body width 4.4 mm	SOT403-1			

6. Functional diagram




8-bit synchronous binary down counter






8-bit synchronous binary down counter





7. Pinning information

7.1 Pinning



7.2 Pin description

Table 3: Pin description

Symbol	Pin	Description
CP	1	clock input (LOW-to-HIGH, edge-triggered)
MR	2	asynchronous master reset input (active LOW)
TE	3	terminal enable input (active LOW)
P0	4	jam input 0
P1	5	jam input 1
P2	6	jam input 2
P3	7	jam input 3
GND	8	ground (0 V)
PL	9	asynchronous preset enable input (active LOW)
P4	10	jam input 4
P5	11	jam input 5
P5	12	jam input 6
P7	13	jam input 7
TC	14	terminal count output (active LOW)
PE	15	synchronous preset enable input (active LOW)
V _{CC}	16	positive supply voltage

8. Functional description

8.1 Function table

Table 4: Function table [1]

Contr	rol inpu	ıts		Preset mode	Action [2]
MR	PL	PE	TE		
L	Χ	Χ	Χ	asynchronous	clear to maximum count
Н	H L X X		asynchronous	preset asynchronously	
	Н	L	Χ	synchronous	preset on next LOW-to HIGH clock transition
		Н	L	synchronous	count down
			Н	synchronous	inhibit counter

^[1] H = HIGH voltage level;

Synchronous operation: changes occur on the LOW-to-HIGH CP transition. Jam inputs: MSD = P7, LSD = P0.

9. Limiting values

Table 5: Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		Min	Max	Unit
V_{CC}	supply voltage			-0.5	+7	V
I _{IK}	input diode current	$V_I < -0.5 \text{ V or } V_I > V_{CC} + 0.5 \text{ V}$		-	±20	mΑ
I _{OK}	output diode current	$V_O < -0.5 \text{ V or}$ $V_O > V_{CC} + 0.5 \text{ V}$		-	±20	mA
Io	output source or sink current	$V_O = -0.5 \text{ V}$ to $V_{CC} + 0.5 \text{ V}$		-	±25	mA
I _{CC} , I _{GND}	V _{CC} or GND current			-	±50	mΑ
T _{stg}	storage temperature			-65	+150	°C
P _{tot}	power dissipation					
	DIP16 package		<u>[1]</u>	-	750	mW
	SO16, SSOP16 and TSSOP16 packages		[2]	-	500	mW

^[1] Above 70 °C: Ptot derates linearly with 12 mW/K.

L = LOW voltage level;

X = don't care.

^[2] Clock connected to CP.

^[2] Above 70 °C: P_{tot} derates linearly with 8 mW/K.



Table 6: Recommended operating conditions

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{CC}	supply voltage		2.0	5.0	6.0	V
V_{I}	input voltage		0	-	V_{CC}	V
Vo	output voltage		0	-	V_{CC}	V
t_r, t_f	input rise and fall times	$V_{CC} = 2.0 \text{ V}$	-	-	1000	ns
		$V_{CC} = 4.5 \text{ V}$	-	6.0	500	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	400	ns
T _{amb}	ambient temperature		-40	-	+125	°C

11. Static characteristics

Table 7: Static characteristics

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = 25	°C					
V_{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	1.2	-	V
		V _{CC} = 4.5 V	3.15	2.4	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	3.2	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	8.0	0.5	V
		V _{CC} = 4.5 V	-	2.1	1.35	V
		V _{CC} = 6.0 V	-	2.8	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
	$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	2.0	-	V	
		$I_{O} = -20 \mu A$; $V_{CC} = 4.5 V$	4.4	4.5	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	6.0	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.98	4.32	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.48	5.81	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	0	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	0	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	0.15	0.26	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	0.16	0.26	V
I _{LI}	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±0.1	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	8.0	μΑ
C _I	input capacitance		-	3.5	-	pF

8-bit synchronous binary down counter

 Table 7:
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -40	0 °C to +85 °C					
V _{IH}	HIGH-level input voltage	V _{CC} = 2.0 V	1.5	-	-	V
		$V_{CC} = 4.5 \text{ V}$	3.15	-	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		$V_{CC} = 4.5 \text{ V}$	-	-	1.35	V
		$V_{CC} = 6.0 \text{ V}$	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.84	-	-	V
		$I_{O} = -5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	5.34	-	-	V
V _{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.33	V
		$I_{O} = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.33	V
ILI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	80	μΑ
T _{amb} = -40	0 °C to +125 °C					
V _{IH}	HIGH-level input voltage	$V_{CC} = 2.0 \text{ V}$	1.5	-	-	V
		V _{CC} = 4.5 V	3.15	-	-	V
		$V_{CC} = 6.0 \text{ V}$	4.2	-	-	V
V _{IL}	LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	V
		V _{CC} = 4.5 V	-	-	1.35	V
		V _{CC} = 6.0 V	-	-	1.8	V
V _{OH}	HIGH-level output voltage	$V_{I} = V_{IH}$ or V_{IL}				
		$I_{O} = -20 \mu A; V_{CC} = 2.0 V$	1.9	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 4.5 V$	4.4	-	-	V
		$I_{O} = -20 \mu A; V_{CC} = 6.0 V$	5.9	-	-	V
		$I_{O} = -4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	3.7	-	-	V
		$I_O = -5.2 \text{ mA}$; $V_{CC} = 6.0 \text{ V}$	5.2	-	-	V



 Table 7:
 Static characteristics ...continued

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
V_{OL}	LOW-level output voltage	$V_I = V_{IH}$ or V_{IL}				
		$I_O = 20 \mu A; V_{CC} = 2.0 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 4.5 V$	-	-	0.1	V
		$I_O = 20 \mu A; V_{CC} = 6.0 \text{ V}$	-	-	0.1	V
		$I_{O} = 4 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.4	V
		$I_O = 5.2 \text{ mA}; V_{CC} = 6.0 \text{ V}$	-	-	0.4	V
ILI	input leakage current	$V_I = V_{CC}$ or GND; $V_{CC} = 6.0 \text{ V}$	-	-	±1.0	μΑ
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$ A; $V_{CC} = 6.0$ V	-	-	160	μΑ

12. Dynamic characteristics

Table 8: Dynamic characteristics

 $GND = 0 \ V; \ t_r = t_f = 6 \ ns; \ C_L = 50 \ pF; \ see Figure 13.$


Symbol	Parameter	Conditions	Min	Тур	Max	Unit
$T_{amb} = 25$	°C					
t _{PHL} , t _{PLH}	propagation delay CP to \overline{TC}	see Figure 7				
		V _{CC} = 2.0 V	-	96	300	ns
		V _{CC} = 4.5 V	-	35	60	ns
		V _{CC} = 6.0 V	-	28	51	ns
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	30	-	ns
	propagation delay TE to TC	see Figure 8				
		V _{CC} = 2.0 V	-	50	175	ns
		V _{CC} = 4.5 V	-	18	35	ns
		V _{CC} = 6.0 V	-	14	30	ns
	propagation delay PL to TC	see Figure 9				
		V _{CC} = 2.0 V	-	102	315	ns
		V _{CC} = 4.5 V	-	37	63	ns
		V _{CC} = 6.0 V	-	30	53	ns
t _{PHL}	propagation delay \overline{MR} to \overline{TC}	see Figure 9				
		V _{CC} = 2.0 V	-	83	275	ns
		V _{CC} = 4.5 V	-	30	55	ns
		V _{CC} = 6.0 V	-	24	47	ns
t _{THL} , t _{TLH}	output transition time	see Figure 8				
	•	V _{CC} = 2.0 V	-	19	75	ns
		V _{CC} = 4.5 V	-	7	15	ns
		V _{CC} = 6.0 V	-	6	13	ns



Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _W	CP clock pulse width HIGH or	see Figure 7				
	LOW	V _{CC} = 2.0 V	165	22	-	ns
		V _{CC} = 4.5 V	33	8	-	ns
		V _{CC} = 6.0 V	28	6	-	ns
	MR master reset pulse width	see Figure 9				
	LOW	V _{CC} = 2.0 V	125	39	-	ns
		V _{CC} = 4.5 V	25	14	-	ns
		V _{CC} = 6.0 V	21	11	-	ns
	PL preset enable pulse width	see Figure 9				
	LOW	V _{CC} = 2.0 V	125	33	-	ns
		V _{CC} = 4.5 V	25	12	-	ns
		V _{CC} = 6.0 V	21	10	-	ns
t _{rem}	removal time $\overline{\text{MR}}$ to CP, $\overline{\text{PL}}$ to CP	see Figure 10				
		V _{CC} = 2.0 V	50	14	-	ns
		V _{CC} = 4.5 V	10	5	-	ns
		V _{CC} = 6.0 V	9	4	-	ns
t _{su}	set-up time PE to CP	see Figure 11				
		V _{CC} = 2.0 V	75	22	-	ns
		V _{CC} = 4.5 V	15	8	-	ns
		V _{CC} = 6.0 V	13	6	-	ns
	set-up time TE to CP	see Figure 12				
		V _{CC} = 2.0 V	150	44	-	ns
		V _{CC} = 4.5 V	30	16	-	ns
		V _{CC} = 6.0 V	26	13	-	ns
	set-up time Pn to CP	see Figure 11				
		V _{CC} = 2.0 V	75	22	-	ns
		V _{CC} = 4.5 V	15	8	-	ns
		V _{CC} = 6.0 V	13	6	-	ns
t _h	hold time PE to CP	see Figure 11				
		V _{CC} = 2.0 V	0	-14	-	ns
		V _{CC} = 4.5 V	0	-5	-	ns
		V _{CC} = 6.0 V	0	-4	-	ns
	hold time TE to CP	see Figure 12				
		V _{CC} = 2.0 V	0	-30	-	ns
		V _{CC} = 4.5 V	0	-11	-	ns
		V _{CC} = 6.0 V	0	-9	-	ns
	hold time Pn to CP	see Figure 11				
		V _{CC} = 2.0 V	0	-17	-	ns
		V _{CC} = 4.5 V	0	-6	-	ns
		V _{CC} = 6.0 V	0	-5	_	ns

9397 750 13812

© Koninklijke Philips Electronics N.V. 2004. All rights reserved.




Symbol	Parameter	Conditions	Min	Тур	Max	Unit
max	maximum clock frequency	see Figure 7				
		V _{CC} = 2.0 V	3.0	10	-	MHz
		V _{CC} = 4.5 V	15	29	-	MHz
		V _{CC} = 6.0 V	18	35	-	MHz
		$V_{CC} = 5.0 \text{ V}; C_L = 15 \text{ pF}$	-	32	-	MHz
C _{PD}	power dissipation capacitance	$V_I = GND$ to V_{CC}	<u>[1]</u> _	24	-	pF
T _{amb} = -40) °C to +85 °C					
t _{PHL} , t _{PLH}	propagation delay CP to TC	see Figure 7				
		V _{CC} = 2.0 V	-	-	375	ns
		V _{CC} = 4.5 V	-	-	75	ns
		V _{CC} = 6.0 V	-	-	64	ns
	propagation delay \overline{TE} to \overline{TC}	see Figure 8				
		V _{CC} = 2.0 V	-	-	220	ns
		V _{CC} = 4.5 V	-	-	44	ns
		V _{CC} = 6.0 V	-	-	37	ns
	propagation delay PL to TC	see Figure 9				
		V _{CC} = 2.0 V	-	-	395	ns
		V _{CC} = 4.5 V	-	-	79	ns
		V _{CC} = 6.0 V	-	-	40	ns
t _{PHL}	propagation delay MR to TC	see Figure 9				
		V _{CC} = 2.0 V	-	-	345	ns
		V _{CC} = 4.5 V	-	-	69	ns
		V _{CC} = 6.0 V	-	-	59	ns
t _{THL} , t _{TLH}	output transition time	see Figure 8				
		V _{CC} = 2.0 V	-	-	95	ns
		V _{CC} = 4.5 V	-	-	19	ns
		V _{CC} = 6.0 V	-	-	16	ns
t _W	CP clock pulse width HIGH or	see Figure 7				
	LOW	V _{CC} = 2.0 V	205	-	-	ns
		V _{CC} = 4.5 V	41	-	-	ns
		V _{CC} = 6.0 V	35	-	-	ns
	MR master reset pulse width	see Figure 9				
	LOW	V _{CC} = 2.0 V	155	-	-	ns
		V _{CC} = 4.5 V	31	-	-	ns
		V _{CC} = 6.0 V	26	-	-	ns
	PL preset enable pulse width	see Figure 9				
	LOW	V _{CC} = 2.0 V	155	-	-	ns
		V _{CC} = 4.5 V	31	-	-	ns
		V _{CC} = 6.0 V	26	-	-	ns



Table 8: Dynamic characteristics ...continued GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; see Figure 13.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
t _{rem}	removal time MR to CP, PL to CP	see Figure 10				
		V _{CC} = 2.0 V	65	-	-	ns
		V _{CC} = 4.5 V	13	-	-	ns
		V _{CC} = 6.0 V	11	-	-	ns
t _{su}	set-up time PE to CP	see Figure 11				
		V _{CC} = 2.0 V	95	-	-	ns
		V _{CC} = 4.5 V	19	-	-	ns
		V _{CC} = 6.0 V	16	-	-	ns
	set-up time TE to CP	see Figure 12				
		V _{CC} = 2.0 V	190	-	-	ns
		V _{CC} = 4.5 V	38	-	-	ns
		V _{CC} = 6.0 V	33	-	-	ns
	set-up time Pn to CP	see Figure 11				
		V _{CC} = 2.0 V	95	-	-	ns
		V _{CC} = 4.5 V	19	-	-	ns
		V _{CC} = 6.0 V	16	-	-	ns
t _h	hold time PE to CP	see Figure 11				
		V _{CC} = 2.0 V	0	-	-	ns
		V _{CC} = 4.5 V	0	-	-	ns
		V _{CC} = 6.0 V	0	-	-	ns
	hold time TE to CP	see Figure 12				
		V _{CC} = 2.0 V	0	-	-	ns
		V _{CC} = 4.5 V	0	-	-	ns
		V _{CC} = 6.0 V	0	-	-	ns
	hold time Pn to CP	see Figure 11				
		V _{CC} = 2.0 V	0	-	-	ns
		V _{CC} = 4.5 V	0	-	-	ns
		V _{CC} = 6.0 V	0	-	-	ns
f _{max}	maximum clock frequency	see Figure 7				
		V _{CC} = 2.0 V	2.4	-	-	MHz
		V _{CC} = 4.5 V	12	-	-	MHz
		V _{CC} = 6.0 V	14	-	-	MHz





Symbol	Parameter	Conditions	Min	Тур	Max	Unit
T _{amb} = -4	0 °C to +125 °C					
t _{PHL} /t _{PLH}	propagation delay CP to TC	see Figure 7				
		V _{CC} = 2.0 V	-	-	450	ns
		V _{CC} = 4.5 V	-	-	90	ns
		V _{CC} = 6.0 V	-	-	77	ns
	propagation delay TE to TC	see Figure 8				
		V _{CC} = 2.0 V	-	-	265	ns
		V _{CC} = 4.5 V	-	-	53	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	45	ns
	propagation delay PL to TC	see Figure 9				
		V _{CC} = 2.0 V	-	-	475	ns
		V _{CC} = 4.5 V	-	-	95	ns
		V _{CC} = 6.0 V	-	-	81	ns
PHL	propagation delay MR to TC	see Figure 9				
		V _{CC} = 2.0 V	-	-	415	ns
		V _{CC} = 4.5 V	-	-	83	ns
		$V_{CC} = 6.0 \text{ V}$	-	-	71	ns
t _{THL} /t _{TLH}	output transition time	see Figure 8				
		$V_{CC} = 2.0 \text{ V}$	-	-	110	ns
		V _{CC} = 4.5 V	-	-	22	ns
		V _{CC} = 6.0 V	-	-	19	ns
W	CP clock pulse width HIGH or	see Figure 7				
	LOW	V _{CC} = 2.0 V	250	-	-	ns
		V _{CC} = 4.5 V	50	-	-	ns
		V _{CC} = 6.0 V	43	-	-	ns
	MR master reset pulse width	see Figure 9				
	LOW	V _{CC} = 2.0 V	190	-	-	ns
		V _{CC} = 4.5 V	38	-	-	ns
		V _{CC} = 6.0 V	32	-	-	ns
	PL preset enable pulse width	see Figure 9				
	LOW	V _{CC} = 2.0 V	190	-	-	ns
		V _{CC} = 4.5 V	38	-	-	ns
t_{rem} removal time \overline{MR} to CP, \overline{F}		V _{CC} = 6.0 V	32	-	-	ns
	removal time $\overline{\rm MR}$ to CP, $\overline{\rm PL}$ to CP	see Figure 10				
		$V_{CC} = 2.0 \text{ V}$	75	-	-	ns
		V _{CC} = 4.5 V	15	-	-	ns
		V _{CC} = 6.0 V	13	-	-	ns

8-bit synchronous binary down counter

Table 8: Dynamic characteristics ...continued GND = 0 V; $t_r = t_f = 6$ ns; $C_L = 50$ pF; see Figure 13.

Symbol	Parameter	Conditions	Min	Тур	Max	Unit
su	set-up time PE to CP	see Figure 11				
		V _{CC} = 2.0 V	110	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	22	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	19	-	-	ns
	set-up time TE to CP	see Figure 12				
		V _{CC} = 2.0 V	225	-	-	ns
		V _{CC} = 4.5 V	45	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	38	-	-	ns
	set-up time Pn to CP	see Figure 11				
		$V_{CC} = 2.0 \text{ V}$	110	-	-	ns
		$V_{CC} = 4.5 \text{ V}$	22	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	19	-	-	ns
h	hold time PE to CP	see Figure 11				
		V _{CC} = 2.0 V	0	-	-	ns
		V _{CC} = 4.5 V	0	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	-	-	ns
	hold time TE to CP	see Figure 12				
		V _{CC} = 2.0 V	0	-	-	ns
		V _{CC} = 4.5 V	0	-	-	ns
		$V_{CC} = 6.0 \text{ V}$	0	-	-	ns
	hold time Pn to CP	see Figure 11				
		$V_{CC} = 2.0 \text{ V}$	0	-	-	ns
		V _{CC} = 4.5 V	0	-	-	ns
		V _{CC} = 6.0 V	0	-	-	ns
: max	maximum clock frequency	see <u>Figure 7</u>				
		V _{CC} = 2.0 V	2.0	-	-	MHz
		V _{CC} = 4.5 V	10	-	-	MHz
		$V_{CC} = 6.0 \text{ V}$	12	-	-	MHz

^[1] C_{PD} is used to determine the dynamic power dissipation (P_D in μW).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i \times N + \sum (C_L \times V_{CC}^2 \times f_o) \text{ where:}$

 f_i = input frequency in MHz;

f_o = output frequency in MHz;


C_L = output load capacitance in pF;

 V_{CC} = supply voltage in V;

N = number of inputs switching;


 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs.}$

13. Waveforms



 $V_M = 0.5 \times V_I$.

Fig 7. Waveforms showing the clock input (CP) to $\overline{\text{TC}}$ propagation delays, the clock pulse width, the output transition times and the maximum clock pulse frequency



 $V_M = 0.5 \times V_I$.

Fig 8. Waveforms showing the $\overline{\text{TE}}$ to $\overline{\text{TC}}$ propagation delays






Fig 9. Waveforms showing \overline{PL} , \overline{MR} , Pn to \overline{TC} propagation delays



 $V_M = 0.5 \times V_I$.

Fig 10. Waveforms showing removal time for $\overline{\text{MR}}$ and $\overline{\text{PL}}$

8-bit synchronous binary down counter



The shaded areas indicate when the input is permitted to change for predictable output performance.

 $V_M = 0.5 \times V_I.$

Fig 11. Waveforms showing hold and set-up times for Pn, PE to CP





Fig 12. Waveforms showing hold and set-up times for $\overline{\text{MR}}$ or $\overline{\text{PE}}$ to CP



Test data is given in Table 9.

Definitions for test circuit:

 R_T = Termination resistance should be equal to output impedance Z_o of the pulse generator.


 C_L = Load capacitance including jig and probe capacitance.


Fig 13. Load circuitry for switching times

Table 9: Test data

Supply	Input		Load
V _{CC}	VI	t _r , t _f	CL
2.0 V	V _{CC}	6 ns	50 pF
4.5 V	V _{CC}	6 ns	50 pF
6.0 V	V _{CC}	6 ns	50 pF
5.0 V	V _{CC}	6 ns	15 pF

14. Application information






15. Package outline

DIP16: plastic dual in-line package; 16 leads (300 mil)

SOT38-4



UNIT	A max.	A ₁ min.	A ₂ max.	b	b ₁	b ₂	С	D ⁽¹⁾	E ⁽¹⁾	е	e ₁	L	M _E	Мн	w	Z ⁽¹⁾ max.
mm	4.2	0.51	3.2	1.73 1.30	0.53 0.38	1.25 0.85	0.36 0.23	19.50 18.55	6.48 6.20	2.54	7.62	3.60 3.05	8.25 7.80	10.0 8.3	0.254	0.76
inches	0.17	0.02	0.13	0.068 0.051	0.021 0.015	0.049 0.033	0.014 0.009	0.77 0.73	0.26 0.24	0.1	0.3	0.14 0.12	0.32 0.31	0.39 0.33	0.01	0.03

Note


1. Plastic or metal protrusions of 0.25 mm (0.01 inch) maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT38-4					95-01-14 03-02-13

Fig 16. Package outline SOT38-4 (DIP16)

SO16: plastic small outline package; 16 leads; body width 3.9 mm

SOT109-1



UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
mm	1.75	0.25 0.10	1.45 1.25	0.25	0.49 0.36	0.25 0.19	10.0 9.8	4.0 3.8	1.27	6.2 5.8	1.05	1.0 0.4	0.7 0.6	0.25	0.25	0.1	0.7 0.3	8°
inches	0.069	0.010 0.004	0.057 0.049	0.01		0.0100 0.0075	0.39 0.38	0.16 0.15	0.05	0.244 0.228	0.041	0.039 0.016	0.028 0.020	0.01	0.01	0.004	0.028 0.012	0°

Note

1. Plastic or metal protrusions of 0.15 mm (0.006 inch) maximum per side are not included.


OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT109-1	076E07	MS-012			99-12-27 03-02-19

Fig 17. Package outline SOT109-1 (SO16)

9397 750 13812

SSOP16: plastic shrink small outline package; 16 leads; body width 5.3 mm

SOT338-1



-				3			-,												
	UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽¹⁾	е	HE	L	Lp	Q	v	w	у	Z ⁽¹⁾	θ
	mm	2	0.21 0.05	1.80 1.65	0.25	0.38 0.25	0.20 0.09	6.4 6.0	5.4 5.2	0.65	7.9 7.6	1.25	1.03 0.63	0.9 0.7	0.2	0.13	0.1	1.00 0.55	8° 0°

Note


1. Plastic or metal protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES	EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA	PROJECTION	ISSUE DATE
SOT338-1		MO-150			99-12-27 03-02-19

Fig 18. Package outline SOT338-1 (SSOP16)

TSSOP16: plastic thin shrink small outline package; 16 leads; body width 4.4 mm

SOT403-1



 						-,												
UNIT	A max.	A ₁	A ₂	A ₃	bp	С	D ⁽¹⁾	E ⁽²⁾	е	HE	L	Lp	Q	v	w	у	z ⁽¹⁾	θ
mm	1.1	0.15 0.05	0.95 0.80	0.25	0.30 0.19	0.2 0.1	5.1 4.9	4.5 4.3	0.65	6.6 6.2	1	0.75 0.50	0.4 0.3	0.2	0.13	0.1	0.40 0.06	8° 0°

Notes

- 1. Plastic or metal protrusions of 0.15 mm maximum per side are not included.
- 2. Plastic interlead protrusions of 0.25 mm maximum per side are not included.

OUTLINE		REFER	ENCES		EUROPEAN	ISSUE DATE
VERSION	IEC	JEDEC	JEITA		PROJECTION	ISSUE DATE
SOT403-1		MO-153				99-12-27 03-02-18
	•	•	•	•		•

Fig 19. Package outline SOT403-1 (TSSOP16)

9397 750 13812





16. Revision history

Table 10: Revision history

Document ID	Release date	Data sheet status	Change notice	Doc. number	Supersedes	
74HC40103_3	20041112	Product data sheet	-	9397 750 13812	74HC_HCT40103_CNV_2	
 Modifications: The format of this data sheet has been redesigned to comply with the current presentation and information standard of Philips Semiconductors. Removed type number 74HCT40103. Inserted family specification. 						
74HC_HCT40103_CNV_2	19970918	Product specification	-	-	74HC_HCT40103_1	
74HC_HCT40103_1	19901201	Product specification	-	-	-	

Philips Semiconductors 74HC40103

17. Data sheet status

Level	Data sheet status [1]	Product status [2] [3]	Definition
I	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
II	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
III	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

- [1] Please consult the most recently issued data sheet before initiating or completing a design.
- [2] The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- [3] For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

18. Definitions

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

19. Disclaimers

Life support — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

8-bit synchronous binary down counter

Right to make changes — Philips Semiconductors reserves the right to make changes in the products - including circuits, standard cells, and/or software - described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no license or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

20. Contact information

For additional information, please visit: http://www.semiconductors.philips.com
For sales office addresses, send an email to: sales.addresses@www.semiconductors.philips.com

Philips Semiconductors

8-bit synchronous binary down counter

21. Contents

1	General description 1
2	Features
3	Applications
4	Quick reference data 2
5	Ordering information
6	Functional diagram
7	Pinning information 6
7.1	Pinning 6
7.2	Pin description 6
8	Functional description 7
8.1	Function table
9	Limiting values 7
10	Recommended operating conditions 8
11	Static characteristics 8
12	Dynamic characteristics 10
13	Waveforms
14	Application information
15	Package outline
16	Revision history
17	Data sheet status
18	Definitions
19	Disclaimers 24
20	Contact information 24



All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner. The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Date of release: 12 November 2004 Document number: 9397 750 13812

