- 8-Bit Parallel-Out Storage Register Performs Serial-to-Parallel Conversion with Storage
- Asynchronous Parallel Clear
- Active High Decoder
- Enable/Disable Input Simplified Expansion
- Expandable for N-Bit Applications
- Four District Functional Modes
- Package Options Include Ceramic Chip Carriers and Flat Packages in Addition to Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability


#### description

These 8-bit addressable latches are designed for general purpose storage applications in digital systems. Specific uses include working registers, serial-holding registers, and active-high decoders or demultiplexers. They are multifunctional devices capable of storing single-line data in eight addressable latches, and being a 1-of-8 decoder or demultiplexer with active-high outputs.


Four distinct modes of operation are selectable by controlling the clear (CLR) and enable (G) inputs as enumerated in the function table. In the addressable-latch mode, data at the data-in terminal is written into the addressed latch. The addressed latch will follow the data input with all unaddressed latches remaining in their previous states. In the memory mode, all latches remain in their previous states and are unaffected by the data or address inputs. To eliminate the possiblity of entering erroneous data in the latches, enable G should be held high (inactive) while the address lines are changing. In the 1-of-8 decoding or demultiplexing mode, the addressed output will follow the level of the D input with all other outputs low. In the clear mode, all outputs are low and unaffected by the address and data inputs.

The SN54259 and SN54LS259B are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74259 and SN74LS259B are characterized for operation from 0°C to 70°C.

SN54259, SN54LS259B . . . J OR W PACKAGE SN74259 . . . N PACKAGE SN74LS259B . . . D OR N PACKAGE




# SN54LS259B . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

## logic symbol†



<sup>†</sup>This symbol is in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.



#### **FUNCTION TABLE**

INPUT		OUTPUT OF ADDRESSED	EACH OTHER	FUNCTION			
CLR	G	LATCH	OUTPUT				
Н	L	D	Q <sub>iO</sub>	Addressable Latch			
н	Н	Q <sub>iO</sub>	Q <sub>iO</sub>	Memory			
L	L	D	L	8-Line Demultiplexer			
L	Н	L	L	Clear			

 $H \equiv high \ level, \ L \equiv low \ level$ 

#### **LATCH SELECTION TABLE**

SEL	ECT IN	LATCH	
S2	S1	SO	ADDRESSED
L	L	L	0
L	L	H	1
L	Н	L	2
L	Н	H	3
н	L	L	4
Н	L	Н	5
Н	Н	L	6
Н	Н	н	7

schematic of inputs and outputs 259


EQUIVALENT OF EACH INPUT

VCC

Req

INPUT  $\overline{G}$ : Req = 2.2 k $\Omega$  NOM

All other inputs: Req = 4 k $\Omega$  NOM



TEQUIVALENT OF  $\overline{G}$  INPUT

EQUIVALENT OF ALL OTHER INPUTS

VCC

Req = 10 k $\Omega$  NOM

INPUT

INPUT

OUTPUT

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage (see Note 1)		7 V
Input voltage: SN54259, SN74259		5.5 V
		7 V
Operating free-air temperature range:	SN54259, SN54LS259B	55°C to 125°C
	SN74259, SN74LS259B	0°C to 70°C
Storage temperature range		$-65^{\circ}$ C to $150^{\circ}$ C

NOTE 1: Voltage values are with respect to network ground terminal.



D ≡ the level at the data input

 $<sup>\</sup>alpha_{i0} \equiv$  the level of  $\alpha_i$  (i = 0, 1, . . . 7, as appropriate) before the indicated steady-state input conditions were established.

## recommended operating conditions

		SN54	N54259 SN742 <del>59</del>			
	•	MIN NO	MAX	MIN NO	MAX	UNIT
Supply voltage, V <sub>CC</sub>		4.5	5 5.5	4.75	5 5.25	V
High-level output current, IOH			-800		800	μΑ
Low-level output current, IOL			16		16	mA
Width of clear or enable pulse, tw		15		15		ns
	Data	15↑		151		
Setup time, t <sub>su</sub>	Address	5†		5↑		ns
	Data	0↑		01		
Hold time, th	Address	20↑		20†		ns
Operating free-air temperature, TA		-55	125	0	70	°C

<sup>†</sup>The arrow indicates that the rising edge of the enable pulse is used for reference.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DADAMETED			TEST CONDITIONS†		S	N5425	•	SN74259			LINIT
PARAMETER		MIN			TYP‡	MAX	MIN	TYP‡	MAX	UNIT	
ViH	High-level input voltage	8			2			2			V
VIL	Low-level input voltage	•					0.8			0.8	V
VIK	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = 12 mA			-1.5			-1.5	V
Voн	High-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OH</sub> = -800 μA	2.4	3.4		2.4	3.4		v
VOL	Low-level output voltage		V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V, I <sub>OL</sub> = 16 mA		0.2	0.4		0.2	0.4	V
I <sub>I</sub>	Input current at maximum input voltage		V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V			1			1	mA
	High-level input	Ğ	1/ - 11A V	V = 2.4.V	ĺ		80			80	
ΙΗ	current	Other inputs	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.4 V			40			40	μА
	Low-level input	evel input G		V - 0 4 V	Ī		3.2			-3.2	^
HL	current Other inputs		V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V			-1.6			-1.6	mA
los	Short-circuit output current§		V <sub>CC</sub> = MAX		-18		-57	-18		<b>–</b> 57	mA
Icc	Supply current		V <sub>CC</sub> = MAX,	See Note 2		60	90	1	60	90	mA

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

## switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
<sup>t</sup> PHL	CLR	Any Q	C <sub>L</sub> = 15 pF, R <sub>L</sub> = 400 Ω, See Note 3		16	25	ns		
tPLH	0				14	24	-		
<sup>t</sup> PHL	Data	Any Q			11	20	ns		
<sup>t</sup> PLH						15	28	ns	
tPHL	Address	Any Q			17	28	7 "		
<sup>†</sup> PLH	_						12	20	1
tPHL	Ğ	Any Q			11	20	ns		

t<sub>PLH</sub> = propagation delay time, low-to-high-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>\</sup>ddagger$  All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ}\text{C}$ .

<sup>§</sup> Not more than one output should be shorted at a time.

NOTE 2:  $I_{\mbox{\footnotesize{CC}}}$  is measured with the inputs grounded and the outputs open.

tpHL = propagation delay time, high-to-low-level output

#### recommended operating conditions

			SN54LS259B			SN74LS259B			UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2	•		2			V
VIL	Low-level input voltage				0.7			0.8	V
ЮН	High-level output current				- 0.4			- 0.4	mA
IOL	Low-level output current				4			8	mA
	Pulso duestion	G low	17			17			
tw	Pulse duration	CLR low	10			10			. ns
		Data before G †	20			20			
t <sub>su</sub>	Set up time	Address before G†	17			17			пѕ
		Address before G1	0			0			
		Data after G t	0			0			
th	Hold time	Address after G †	0			0			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS†			SN54LS259B			SN74LS259B				
FANAMETER		TEST COM	Dillons.		MIN TYP MAX			MIN	TYP	MAX	UNIT
VIK	V <sub>CC</sub> = MIN,	I <sub>I</sub> = - 18 mA								- 1.5	V
V <sub>OH</sub>	V <sub>CC</sub> = MIN, I <sub>OH</sub> = - 0.4 m	V <sub>IH</sub> = 2 V, A	VIL = MAX,		2.5	3.4		2.7	3.4		٧
V	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,		IOL = 4 mA		0.25	0.4		0.25	0.4	v
VOL	VIL = MAX			IOL = 8 mA		_			0.35	0.5	ľ
l <sub>1</sub>	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 7 V					0.1			0.1	mA
ЧН	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7 V					20			20	μΑ
HL	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.4 V				-	- 0.4			- 0.4	mΑ
los§	V <sub>CC</sub> = MAX				- 20		- 100	- 20		- 100	mA
<sup>1</sup> cc	V <sub>CC</sub> = MAX,	See Note 2				27	36	· <del></del>	22	36	mA

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

## switching characteristics, $V_{CC}$ = 5 V, $T_A$ = 25°C

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN TYP	MAX	UNIT
tPHL	CLR	Any Q		12	18	ns
<sup>t</sup> PLH	Data	Any Q		19	30	
<sup>t</sup> PHL	Data	Anya	C 15 of P 2 kg	13	20	ns
<sup>t</sup> PLH	Address	Any O	$C_L = 15 pF$ , $R_L = 2 k\Omega$ , See Note 3	17	27	
tPHL	Address	Any Q	See Note 3	14	20	ns
<sup>t</sup> PLH	Ğ	Any Q		15	24	
<sup>t</sup> PHL	3	Any Q		15	24	ns

tpLH = propagation delay time, low-to-high-level output

tpHL = propagation delay time, high-to-low-level output

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC}$  = 5 V,  $T_{A}$  = 25°C.

 $<sup>\</sup>S$  Not more than one output should be shorted at a time, and duration short-circuit should not exceed one second.

NOTE 2:  $I_{\mbox{\footnotesize{CC}}}$  is measured with the inputs grounded and the outputs open.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated