

# ARM Cortex<sup>TM</sup>-M0 **32-BIT MICROCONTROLLER**

## NuMicro™ Family Mini51 Series DataSheet

The information described in this document is the exclusive intellectual property of Nuvoton Technology Corporation and shall not be reproduced without permission from Nuvoton.

Nuvoton is providing this document only for reference purposes of NuMicro microcontroller based system design. Nuvoton assumes no responsibility for errors or omissions.

All data and specifications are subject to change without notice.

For additional information or questions, please contact: Nuvoton Technology Corporation.

www.nuvoton.com

### **CONTENTS**

1	GEN	NERAL	DESCRIPTION	7
2			S	
3	PAR	RTS INF	FORMATION LIST AND PIN CONFIGURATION	. 11
	3.1	NuN	/licro Mini51™ Series Product Selection Guide	. 11
	3.2	PIN	CONFIGURATION	. 12
		3.2.1	LQFP 48-pin	1:
		3.2.2	QFN 33-pin	
	3.3	Pin l	Description	
4	BLC		AGRAM	
	4.1		/licro Mini51™ Block Diagram	
5	FUN	ICTION	NAL DESCRIPTION	. 19
	5.1		nory Organization	
		5.1.1	Overview	
		5.1.2	System Memory Map	
	5.2	Nes	ted Vectored Interrupt Controller (NVIC)	
		5.2.1	Overview	2′
		5.2.2	Features	
		5.2.3	Exception Model and System Interrupt Map	2′
		5.2.4	Vector Table	
		5.2.5	NVIC Operation	
	5.3	Syst	tem Manager	25
		5.3.1	Overview	25
		5.3.2	System Reset	
		5.3.3	System Power Distribution	
	- 4	5.3.4	Memory Mapping Table	
	5.4		ck Controller	
		5.4.1	Overview	
		5.4.2	Clock Generator	
		5.4.3 5.4.4	System Clock and SysTick Clock	
		5.4.5	Peripheral Clock Source Selection	
		5.4.6	Power-down Mode Clock	
		5.4.7	Frequency Divider Output	
	5.5	Con	nparator Controller (CMPC)	
		5.5.1	Overview	3
		5.5.2	Features	3
	5.6	Ana	log-to-Digital Converter (ADC)	. 36
		5.6.1	Overview	36
		5.6.2	Features	36
	5.7	Flas	h Memory Controller (FMC)	37
		5.7.1	Overview	3
		5.7.2	Features	37

	5.8	Gen	eral Purpose I/O	. 38
		5.8.1	Overview	38
		5.8.2	Features	38
	5.9	I <sup>2</sup> C S	Serial Interface Controller (Master/Slave)	. 39
		5.9.1	Overview	39
		5.9.2	Features	39
	5.10	Enha	anced PWM Generator	. 41
		5.10.1	Overview	41
		5.10.2	Features	41
	5.11	Seria	al Peripheral Interface (SPI) Controller	. 43
		5.11.1	Overview	43
		5.11.2	Features	43
	5.12	Time	er Controller	. 44
		5.12.1	Overview	44
		5.12.2	Features	44
	5.13	UAR	T Interface Controller	. 45
		5.13.1	Overview	45
		5.13.2	Features	47
	5.14	Wate	chdog Timer	. 48
		5.14.1	Overview	48
		5.14.2	Features	
6	ARM		RTEX™-M0 CORE	
	6.1	Ove	rview	. 50
	6.2	Feat	ures	. 51
7	APP	LICAT	ION CIRCUIT	. 52
8	ELE	CTRIC	AL CHARACTERISTICS	. 53
	8.1	Abso	olute Maximum Ratings	. 53
	8.2	DC I	Electrical Characteristics	. 54
	8.3	AC E	Electrical Characteristics	. 59
		8.3.1	External Input Clock	59
		8.3.2	External 4 ~ 24 MHz XTAL Oscillator	
		8.3.3	Typical Crystal Application Circuit	59
		8.3.4	External 32.768 KHz XTAL Oscillator	60
		8.3.5	Internal 22.1184 MHz RC Oscillator	60
		8.3.6	Internal 10 KHz RC Oscillator	
	8.4	Anal	og Characteristics	. 61
		8.4.1	Brown-Out Reset (BOD)	
		8.4.2	Low Voltage Reset (LVR)	
		8.4.3	Analog Comparator	
		8.4.4	Analog Comparator Reference Voltage (CRV)	
		8.4.5	10-bit ADC	
9	DAC	8.4.6 KAGE	Flash Memory Characteristics	
9	FAU	NAGE	DIIVILINOION	. 04

### **NuMicro<sup>TM</sup> Mini51 Series Data Sheet**

	9.1	48-pin LQFP	64
	9.2	33-pin QFN (4mm x 4mm)	65
	9.3	33-pin QFN (5mm x 5mm)	66
10	REVIS	SION HISTORY	67

## NuMicro<sup>TM</sup> Mini51 Series Data Sheet



## List of Figures

Figure 3.1-1 NuMicro Mini51™ Series Product Selection Guide	11
Figure 3.2-1 NuMicro Mini51™ Series LQFP 48-pin Assignment	12
Figure 3.2-2 NuMicro Mini51™ Series QFN 33-pin Assignment	13
Figure 4.1-1 NuMicro Mini51™ Series Block Diagram	18
Figure 5.3-1 NuMicro Mini51™ Series Power Distribution Diagram	26
Figure 5.4-1 Clock Generator Block Diagram	28
Figure 5.4-2 System Clock Block Diagram	29
Figure 5.4-3 SysTick Clock Control Block Diagram	29
Figure 5.4-4 AHB Clock Source for HCLK	30
Figure 5.4-5 Peripherals Clock Source Selection for PCLK	31
Figure 5.4-6 Clock Source of Frequency Divider	34
Figure 5.4-7 Block Diagram of Frequency Divider	34
Figure 5.9-1 Bus Timing	39
Figure 5.10-1 Application Circuit Diagram	42
Figure 5.14-1 Timing of Interrupt and Reset Signal	49
Figure 6.1-1 Functional Block Diagram	50
Figure 8.3-1 Typical Crystal Application Circuit	60

### List of Tables

Table 3.3-1 NuMicro Mini51™ Series Pin Description	17
Table 5.1-1 Address Space Assignments for On-Chip Modules	20
Table 5.2-1 Exception Model	22
Table 5.2-2 System Interrupt Map	23
Table 5.2-3 Vector Table Format	23
Table 5.3-1 Memory Mapping Table	27
Table 5.4-1 Peripherals Engine Clock Source Selection Table	32
Table 5.13-1 UART Baud Rate Setting Table	45
Table 5.13-2 UART Baud Rate Setting Table	45
Table 5.14-1 Watchdog Time-out Interval Selection	48



#### 1 GENERAL DESCRIPTION

The NuMicro Mini51™ series 32-bit microcontroller is embedded with an ARM<sup>®</sup> Cortex™-M0 core for industrial controls and applications which require high performance, high integration, and low cost. The Cortex™-M0 is the newest ARM embedded processor with 32-bit performance at a cost equivalent to the traditional 8-bit microcontroller.

The NuMicro Mini51<sup>™</sup> series can run up to 24 MHz, and thus can afford to support a variety of industrial controls and applications requiring high CPU performance. The NuMicro Mini51<sup>™</sup> series provides 4K/8K/16K-byte embedded program flash, size configurable data flash (shared with program flash), 2K-byte flash for the ISP, and 2K-byte embedded SRAM.

A number of system-level peripheral functions, such as I/O Port, Timer, UART, SPI, I<sup>2</sup>C, PWM, ADC, Watchdog Timer, and low voltage detector, have been incorporated in the NuMicro Mini51™ series to reduce component count, board space, and system cost. These useful functions make the NuMicro Mini51™ series powerful for a wide range of applications.

Additionally, the NuMicro Mini51™ series is equipped with ISP (In-System Programming) and ICP (In-Circuit Programming) functions, allowing user to update program memory without removing a chip from an actual end product.

#### 2 FEATURES

- Core
  - ◆ ARM<sup>®</sup> Cortex<sup>™</sup>-M0 core running up to 24 MHz
  - One 24-bit system timer
  - Supports low power Idle mode
  - ◆ A single-cycle 32-bit hardware multiplier
  - ◆ NVIC for 32 interrupt inputs, each with 4-level priority
  - ◆ Supports Serial Wire Debug (SWD) with 2 watchpoints/4 breakpoints
- Built-in LDO for Wide Operating Voltage Range: 2.5V to 5.5V
- Memory
  - ◆ 4KB/8KB/16KB flash memory for program memory (APROM)
  - Configurable flash memory for data memory (Data Flash)
  - ◆ 2KB flash memory for loader (LDROM)
  - ◆ 2KB SRAM for internal scratch-pad RAM (SRAM)
- In-System Programming (ISP) and In-Circuit Programming (ICP)
- Clock Control
  - Programmable system clock source
    - Switch clock sources on-the-fly
  - ♦ 4 ~ 24 MHz crystal oscillator (HXT)
  - ◆ 32.768K crystal oscillator (LXT) for idle wake-up and system operation clock
  - ◆ 22.1184 MHz internal oscillator (HIRC) (1% accuracy at 25<sup>o</sup>C, 5V)
    - Dynamically calibrating the HIRC OSC to 22.0 MHz ±1% from -40°C to 85°C by external 32.768K crystal oscillator (LXT)
  - ◆ 10 KHz internal low-power oscillator (LIRC) for watchdog and idle wake-up
- I/O Port
  - ◆ Up to 30 GPIO (General Purpose I/O) pins for LQFP-48 package
  - Software-configured I/O type
    - Quasi-bidirectional input/output
    - Push-pull output
    - Open-drain output
    - Input-only (high impendence)
  - Optional Schmitt trigger input
- Timer
  - ◆ Two 24-bit Timers with 8-bit prescaler
    - Supports Event Counter mode
    - Supports Toggle Output mode

- Supports external trigger in Pulse Width Measurement mode
  - Supports external trigger in Pulse Width Capture mode
- Watchdog Timer
  - Programmable clock source and time-out period
  - Supports wake-up function in Power-down mode and Idle mode
  - Interrupt or reset selectable when time-out happens
- PWM
  - ◆ Up to three built-in 16-bit PWM generators with six PWM outputs or three complementary paired PWM outputs
  - Supports edge alignment or center alignment
  - Supports fault detection
  - Individual clock source, clock divider, 8-bit prescalar and dead-zone generator for each PWM generator
  - PWM interrupt synchronized to PWM period
- UART (Universal Asynchronous Receiver/Transmitters)
  - One UART device
  - ◆ Buffered receiver and transmitter with 16-byte FIFO
  - Optional flow control function (CTSn and RTSn)
  - ◆ Supports IrDA (SIR) function
  - ◆ Programmable baud-rate generator up to 1/16 system clock
  - ♦ Supports RS-485 function
- SPI (Serial Peripheral Interface)
  - ◆ One SPI device
  - Masters up to 12 MHz, and Slaves up to 4 MHz
  - Supports SPI Master/Slave mode
  - ◆ Full duplex synchronous serial data transfer
  - Variable length of transfer data from 1 to 32 bits
  - MSB or LSB first data transfer
  - ◆ Rx and Tx on both rising or falling edge of serial clock independently
  - ◆ Byte Suspend mode in 32-bit transmission
- I<sup>2</sup>C
  - Supports Master/Slave mode
  - ◆ Bi-directional data transfer between masters and slaves
  - Multi-master bus (no central master)
  - Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
  - ♦ Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus

- Serial clock synchronization used as a handshake mechanism to suspend and resume serial transfer
- ◆ Programmable clocks allowing for versatile rate control
- Supports multiple address recognition (4 slave addresses with mask option)
- ADC (Analog-to-Digital Converter)
  - ♦ 10-bit SAR ADC with 150K SPS
  - ◆ Up to 8-ch single-end input and one internal input from band-gap
  - ◆ Conversion started by software or external pin
- Analog Comparator
  - Two analog comparators with programmable 16-level internal voltage reference
  - Built-in CRV (comparator reference voltage)
- BOD (Brown-Out Detection) Reset
  - ◆ Three programmable threshold levels: 3.8V/2.7V/2.0V (default as 2.0V)
  - ◆ Optional BOD interrupt or reset
- 96-bit unique ID
- Operating Temperature: -40°C ~85°C
- Packages:
  - ◆ Green package (RoHS)
  - ◆ LQFP 48-pin (7x7), QFN 33-pin (5x5), QFN 33-pin (4x4)



#### 3 PARTS INFORMATION LIST AND PIN CONFIGURATION

#### 3.1 NuMicro Mini51™ Series Product Selection Guide

Part Number	APROM	RAM	Data Flash	ISP Loader	I/O	Timer	Con	nectiv	/ity	Comp.	PWM	ADC	ISP	IRC 22.1184	Package
				ROM			UART	SPI	I <sup>2</sup> C				ICP	MHz	
MINI51LAN	4 KB	2 KB	Configurable	2 KB	up to 30	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	LQFP48
MINI51ZAN	4 KB	2 KB	Configurable	2 KB	up to 29	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	QFN33(5x5)
MINI51TAN	4 KB	2 KB	Configurable	2 KB	up to 29	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	QFN33(4x4)
MINI52LAN	8 KB	2 KB	Configurable	2 KB	up to 30	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	LQFP48
MINI52ZAN	8 KB	2 KB	Configurable	2 KB	up to 29	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	QFN33(5x5)
MINI52TAN	8 KB	2 KB	Configurable	2 KB	up to 29	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	QFN33(4x4)
MINI54LAN	16 KB	2 KB	Configurable	2 KB	up to 30	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	LQFP48
MINI54ZAN	16 KB	2 KB	Configurable	2 KB	up to 29	2x32-bit	1	1	1	2	6	8x10-bit	٧	٧	QFN33(5x5)
MINI54TAN	16 KB	2 KB	Configurable	2 KB	up to 29	2x32-bit	1	1	1	2	6	8x10-bit	٧	V	QFN33(4x4)

Figure 3.1-1 NuMicro Mini51™ Series Product Selection Guide



#### 3.2 PIN CONFIGURATION

#### 3.2.1 LQFP 48-pin




Figure 3.2-1 NuMicro Mini51™ Series LQFP 48-pin Assignment



#### 3.2.2 QFN 33-pin




Figure 3.2-2 NuMicro Mini51™ Series QFN 33-pin Assignment



### 3.3 Pin Description

48-pin 33-pin				
		Pin Name	Pin Type	Description
1		NC		Not connected
		P1.5	I/O	Digital GPIO pin
2	1	AIN5	Al	ADC analog input pin
		CPP0	Al	Analog comparator Positive input pin
3 2		/RESET	I(ST)	The Schmitt trigger input pin for hardware device reset. A "Low" on this pin for 768 clock counter of Internal RC 22.1184 MHz while the system clock is running will reset the device. /RESET pin has an internal pull-up resistor allowing power-on reset by simply connecting an external capacitor to GND.
		P3.0	I/O	Digital GPIO pin
4	3	AIN6	Al	ADC analog input pin
		CPN1	Al	Analog comparator negative input pin
5		AVSS AF		Ground pin for analog circuit
6	4	P5.4	I/O	Digital GPIO pin
		P3.1	I/O	Digital GPIO pin
7	5	AIN7	Al	ADC analog input pin
		CPP1	Al	Analog comparator positive input pin
		P3.2	I/O	Digital GPIO pin
8	6	INT0	I	External interrupt 0 input pin
		STADC	I	ADC external trigger input pin
		T0EX	I	Timer 0 external capture/reset trigger input pin
		P3.4	I/O	Digital GPIO pin
9	7	T0	I/O	Timer 0 external event counter input pin
		SDA	I/O	I <sup>2</sup> C data I/O pin
		P3.5	I/O	Digital GPIO pin
10	8	T1	I/O	Timer 1 external event counter input pin
		SCL	I/O	I <sup>2</sup> C clock I/O pin
11		NC		Not connected
12		NC		Not connected
13		NC		Not connected



Pin Number						
48-pin 33-pin			Pin Type	Description		
		P3.6	I/O	Digital GPIO pin		
4.4	0	CPO0	0	Analog comparator output pin		
14	9	СКО	0	Frequency divider output pin		
		T1EX	I	Timer 1 external capture/reset trigger input pin		
		P5.1	I/O	Digital GPIO pin		
15 10		XTAL2	0	The output pin from the internal inverting amplifier. It emits the inverted signal of XTAL1.		
		P5.0	I/O	Digital GPIO pin		
16	11	XTAL1	I	The input pin to the internal inverting amplifier. The system clock could be from external crystal or resonator.		
17	12	VSS	Р	Ground pin for digital circuit		
17	33		Р	Ground pin for digital circuit		
18		LDO_CA P LDO output pin		LDO output pin		
				Digital GPIO pin		
19		P5.5	I/O	User program must enable pull-up resistor in the QFN-33 package.		
20	13	P5.2	I/O	Digital GPIO pin		
20	10	INT1	I	External interrupt 1 input pin		
21		NC		Not connected		
22	14	P2.2	I/O	Digital GPIO pin		
22	14	PWM0	0	PWM0 output of PWM unit		
23	15	P2.3	1/0	Digital GPIO pin		
20	13	PWM1	0	PWM1 output of PWM unit		
24	16	P2.4	I/O	Digital GPIO pin		
-	10	PWM2	0	PWM2 output of PWM unit		
25	17	P2.5	I/O	Digital GPIO pin		
	.,	PWM3	0	PWM3 output of PWM unit		
		P2.6	I/O	Digital GPIO pin		
26	18	PWM4	0	PWM4 output of PWM unit		
		CPO1	0	Analog comparator output pin		
27		NC		Not connected		



Pin Number				
LQFP 48-pin	QFN 33-pin	Pin Name	Pin Type	Description
28		NC		Not connected
29	19	P4.6	I/O	Digital GPIO pin
29	19	ICE_CLK	I	Serial wired debugger clock pin
30 20		P4.7	I/O	Digital GPIO pin
30	20	ICE_DAT	I/O	Serial wired debugger data pin
31		NC		Not connected
32	21	P0.7	I/O	Digital GPIO pin
32	21	SPICLK	I/O	SPI serial clock pin
33	22	P0.6	I/O	Digital GPIO pin
33	22	MISO	I/O	SPI MISO (master in/slave out) pin
34	23	P0.5	I/O	Digital GPIO pin
34		MOSI	0	SPI MOSI (master out/slave in) pin
	24	P0.4	I/O	Digital GPIO pin
35		SPISS	I/O	SPI slave select pin
		PWM5	0	PWM5 output of PWM unit
36		NC		Not connected
		P0.1	I/O	Digital GPIO pin
37	25	RTSn	0	UART RTS pin
37		RX	I	UART data receiver input pin
		SPISS	I/O	SPI slave select pin
		P0.0	I/O	Digital GPIO pin
38	26	CTSn	I	UART CTS pin
		TX	0	UART transmitter output pin
39		NC		Not connected
40		NC		Not connected
44	27	P5.3	I/O	Digital GPIO pin
41	27	AIN0	Al	ADC analog input pin
42	28	VDD	Р	Power supply for digital circuit
43		AVDD	Р	Power supply for analog circuit
44	29	P1.0	I/O	Digital GPIO pin



Pin Number					
LQFP 48-pin	QFN 33-pin	Pin Name Pin Ty		Description	
		AIN1	Al	ADC analog input pin	
		P1.2	I/O	Digital GPIO pin	
45	30	AIN2	Al	ADC analog input pin	
		RX	ı	UART data receiver input pin	
	31	P1.3	I/O	Digital GPIO pin	
46		AIN3	Al	ADC analog input pin	
		TX	0	UART transmitter output pin	
		P1.4	I/O	Digital GPIO pin	
47	32	AIN4	I/O	PWM5: PWM output/Capture input	
		CPN0	Al	Analog comparator negative input pin	
48		NC		Not connected	

Table 3.3-1 NuMicro Mini51™ Series Pin Description

[1] I/O type description: I: input, O: output, I/O: quasi bi-direction, D: open-drain, P: power pin, ST: Schmitt trigger, A: Analog input.



#### 4 BLOCK DIAGRAM

#### 4.1 NuMicro Mini51™ Block Diagram




Figure 4.1-1 NuMicro Mini51™ Series Block Diagram



#### 5 FUNCTIONAL DESCRIPTION

#### 5.1 Memory Organization

#### 5.1.1 Overview

The NuMicro Mini51™ series provides a 4G-byte address space for programmers. The memory locations assigned to each on-chip modules are shown in 錯誤! 找不到參照來源。. The detailed register and memory addressing and programming will be described in the following sections for individual on-chip modules. The NuMicro Mini51™ series only supports little-endian data format.



#### 5.1.2 System Memory Map

The memory locations assigned to each on-chip controllers are shown in the following table.

Address Space	Token	Controllers					
Flash and SRAM Memory Spa	ce						
0x0000_0000 - 0x0000_3FFF	FLASH_BA	Flash Memory Space (16 KB)					
0x2000_0000 - 0x2000_07FF	SRAM_BA	SRAM Memory Space (2 KB)					
AHB Controllers Space (0x500	00_0000 - 0x501	IF_FFFF)					
0x5000_0000 - 0x5000_01FF	GCR_BA	Global Control Registers					
0x5000_0200 - 0x5000_02FF	CLK_BA	Clock Control Registers					
0x5000_0300 - 0x5000_03FF	INT_BA	Interrupt Multiplexer Control Registers					
0x5000_4000 - 0x5000_7FFF	GP_BA	GPIO Control Registers					
0x5000_C000 - 0x5000_FFFF	FMC_BA	Flash Memory Control Registers					
APB1 Controllers Space (0x40	000_0000 - 0x40	)1F_FFFF)					
0x4000_4000 – 0x4000_7FFF	WDT_BA	Watchdog Timer Control Registers					
0x4001_0000 - 0x4001_3FFF	TMR_BA	Timer0/Timer1 Control Registers					
0x4002_0000 - 0x4002_3FFF	I2C_BA	I <sup>2</sup> C Interface Control Registers					
0x4003_0000 - 0x4003_3FFF	SPI_BA	SPI Control Registers					
0x4004_0000 - 0x4004_3FFF	PWM_BA	PWM Control Registers					
0x4005_0000 - 0x4005_3FFF	UART_BA	UART Control Registers					
0x400D_0000 - 0x400D_3FFF	CMP_BA	Analog Comparator Control Registers					
0x400E_0000 - 0x400E_3FFF	ADC_BA	Analog-Digital-Converter (ADC) Control Registers					
System Controllers Space (0xE000_E000 - 0xE000_EFFF)							
0xE000_E010 - 0xE000_E0FF	SCS_BA	System Timer Control Registers					
0xE000_E100 - 0xE000_ECFF	SCS_BA	Nested Vectored Interrupt Control Registers					
0xE000_ED00 - 0xE000_ED8F	SCB_BA	System Control Block Registers					

Table 5.1-1 Address Space Assignments for On-Chip Modules



#### 5.2 Nested Vectored Interrupt Controller (NVIC)

#### 5.2.1 Overview

The Cortex<sup>™</sup>-M0 CPU provides an interrupt controller as an integral part of the exception mode, named "Nested Vectored Interrupt Controller (NVIC)". It is closely coupled to the processor kernel and provides the following features.

#### 5.2.2 Features

- Nested and Vectored interrupt support
- Automatic processor state saving and restoration
- Dynamic priority change
- Reduced and deterministic interrupt latency

The NVIC prioritizes and handles all supported exceptions. All exceptions are handled in "Handler mode". This NVIC architecture supports 32 (IRQ[31:0]) discrete interrupts with 4 levels of priority. All of the interrupts and most of the system exceptions can be configured to different priority levels. When an interrupt occurs, the NVIC will compare the priority of the new interrupt to the current running one's priority. If the priority of the new interrupt is higher than the current one, the new interrupt handler will override the current handler.

When an interrupt is accepted, the starting address of the Interrupt Service Routine (ISR) is fetched from a vector table in memory. There is no need to determine which interrupt is accepted and branch to the starting address of the correlated ISR by software. While the starting address is fetched, the NVIC will also automatically save the processor state including the registers "PC, PSR, LR, R0~R3, R12" to the stack. At the end of the ISR, the NVIC will restore the mentioned registers from stack and resume the normal execution. Thus it will take less and deterministic time to process the interrupt request.

The NVIC supports "Tail Chaining" which handles back-to-back interrupts efficiently without the overhead of states saving and restoration and therefore reduces delay time in switching to pending ISR at the end of current ISR. The NVIC also supports "Late Arrival" which improves the efficiency of concurrent ISRs. When a higher priority interrupt request occurs before the current ISR starts to execute (at the stage of state saving and starting address fetching), the NVIC will give priority to the higher one without delay penalty. Thus it advances the real-time capability.

For more detailed information, please refer to the "ARM® Cortex™-M0 Technical Reference Manual" and "ARM® v6-M Architecture Reference Manual".

#### 5.2.3 Exception Model and System Interrupt Map

The exception model supported by the NuMicro Mini51™ series is listed in the following table. Software can set four levels of priority on some of these exceptions as well as on all interrupts. The highest user-configurable priority is denoted as "0" and the lowest priority is denoted as "3". The default priority of all the user-configurable interrupts is "0". Note that the priority "0" is treated as the fourth priority on the system, after the three system exceptions "Reset", "NMI" and "Hard



Fault".

Exception Name	Exception Number	Priority
Reset	1	-3
NMI	2	-2
Hard Fault	3	-1
Reserved	4 ~ 10	Reserved
SVCall	11	Configurable
Reserved	12 ~ 13	Reserved
PendSV	14	Configurable
SysTick	15	Configurable
Interrupt (IRQ0 ~ IRQ31)	16 ~ 47	Configurable

Table 5.2-1 Exception Model

Exception Number	IRQ Number (Bit in Interrupt Registers)	Exception Name	Source IP	Exception Description	Power-down Wake-up
1 ~ 15	-	-	-	System exceptions	-
16	0	BOD_OUT	Brown-out	Brown-out low voltage detected interrupt	Yes
17	1	WDT_INT	WDT	Watchdog Timer interrupt	Yes
18	2	EINT0	GPIO	External signal interrupt from P3.2 pin	Yes
19	3	EINT1	GPIO	External signal interrupt from P5.2 pin	Yes
20	4	GP0/1_INT	GPIO	External signal interrupt from GPIO group P0~P1	Yes
21	5	GP2/3/4_INT	GPIO	External signal interrupt from GPIO group P2~P4 except P3.2	Yes
22	6	PWM_INT	PWM	PWM interrupt	No
23	7	BRAKE_INT	PWM	PWM interrupt	No
24	8	TMR0_INT	TMR0	Timer 0 interrupt	Yes
25	9	TMR1_INT	TMR1	Timer 1 interrupt	Yes
26 ~ 27	10 ~ 11	-	-	-	
28	12	UART_INT	UART	UART interrupt	Yes
29	13	-	-	-	



Exception Number	IRQ Number (Bit in Interrupt Registers)	Exception Name	Source IP	Exception Description	Power-down Wake-up
30	14	SPI_INT	SPI	SPI interrupt	No
31	15	-	-	-	
32	16	GP5_INT	GPIO	External signal interrupt from GPIO group P5 except P5.2	Yes
33	17	HFIRC_TRIM _INT	HFIRC	HFIRC trim interrupt	No
34	18	I2C_INT	I <sup>2</sup> C	I <sup>2</sup> C interrupt	No
35 ~ 40	19 ~ 24	-	-	-	
41	25	ACMP_INT	ACMP	Analog Comparator 0 or 1 interrupt	Yes
42 ~ 43	26 ~ 27	-	-	-	
44	28	PWRWU_INT	CLKC	Clock controller interrupt for chip wake-up from Power-down state	Yes
45	29	ADC_INT	ADC	ADC interrupt	No
46 ~ 47	30 ~ 31	-	-	-	

Table 5.2-2 System Interrupt Map

#### 5.2.4 Vector Table

When an interrupt is accepted, the processor will automatically fetch the starting address of the interrupt service routine (ISR) from a vector table in memory. For ARMv6-M, the vector table based address is fixed at  $0x0000\_0000$ . The vector table contains the initialization value for the stack pointer on reset, and the entry point addresses for all exception handlers. The vector number on previous page defines the order of entries in the vector table associated with the exception handler entry as illustrated in the previous section.

Vector Table Word Offset (Bytes)	Description	
0x00	Initial Stack Pointer Value	
Exception Number x 0x04	Exception Entry Pointer using that Exception Number	

Table 5.2-3 Vector Table Format



#### 5.2.5 NVIC Operation

NVIC interrupts can be enabled or disabled by writing to their corresponding Interrupt Set-Enable or Interrupt Clear-Enable register bit-field. The registers use a write-1-to-enable and write-1-to-clear policy, and both registers reading back the current enabled state of the corresponding interrupts. When an interrupt is disabled, interrupt assertion will cause the interrupt to become Pending; however, the interrupt will not be activated. If an interrupt is Active when it is disabled, it remains in its Active state until cleared by reset or an exception return. Clearing the enable bit prevents new activations of the associated interrupt.

NVIC interrupts can be pended/un-pended using a complementary pair of registers to those used to enable/disable the interrupts, named the Set-Pending Register and Clear-Pending Register respectively. The registers use a write-1-to-enable and write-1-to-clear policy, both registers reading back the current pended state of the corresponding interrupts. The Clear-Pending Register has no effect on the execution status of an Active interrupt.

NVIC interrupts are prioritized by updating an 8-bit field within a 32-bit register (each register supporting four interrupts).

The general registers associated with the NVIC are all accessible from a block of memory in the System Control Space and will be described in the next section.



#### 5.3 System Manager

#### 5.3.1 Overview

The following functions are included in the system manager section:

- System Memory Map
- System Timer (SysTick)
- Nested Vectored Interrupt Controller (NVIC)
- System management registers for product ID
- System management registers for chip and module functional reset and multi-function pin control
- Brown-out and chip miscellaneous Control Register
- Combined peripheral interrupt source identify

#### 5.3.2 System Reset

The system reset includes one of the following as the event occurs. For these reset events flags can be read by RSTSRC register.

- Power-On Reset (POR)
- Low level on the /RESET pin
- Watchdog Time-out Reset (WDT)
- Brown-out Detected Reset (BOD)
- Cortex<sup>™</sup>-M0 CPU Reset
- Software one shot Reset

#### 5.3.3 System Power Distribution

In this device, the power distribution is divided into three segments.

- Analog power from AVDD and AVSS supplies power for analog module operation
- Digital power from VDD and VSS supplies power to the internal regulator which provides a fixed 1.8V power for digital operation and I/O pins
- Built-in capacitor for internal voltage regulator

The output of internal voltage regulator, LDO\_CAP, requires an external capacitor which should be located close to the corresponding pin. 錯誤! 找不到參照來源。 shows the power architecture of this device.




Figure 5.3-1 NuMicro Mini51™ Series Power Distribution Diagram



#### 5.3.4 Memory Mapping Table




Table 5.3-1 Memory Mapping Table



#### 5.4 Clock Controller

#### 5.4.1 Overview

The clock controller generates the clocks for the whole chip, including system clocks and all peripheral clocks. The clock controller also implements the power control function with the individually clock ON/OFF control, clock source selection and a 4-bit clock divider. The chip will not enter Power-down mode until CPU sets the power-down enable bit (PWR\_DOWN\_EN) and Cortex-M0 core executes the WFI instruction. After that, the chip enters Power-down mode and wait for wake-up interrupt source triggered to leave Power-down mode. In Power-down mode, the clock controller turns off the external crystal and internal 22.1184 MHz oscillator to reduce the overall system power consumption.

#### 5.4.2 Clock Generator

The clock generator consists of 3 sources which are listed below:

- One external 12 MHz (HXT) or 32 KHz (LXT) crystal
- One internal 22.1184 MHz RC oscillator (HIRC)
- One internal 10 KHz oscillator (LIRC)




Figure 5.4-1 Clock Generator Block Diagram



#### 5.4.3 System Clock and SysTick Clock

The system clock has 3 clock sources which were generated from clock generator block. The clock source switch depends on the register HCLK\_S (CLKSEL0[2:0]). The block diagram is shown below.




Figure 5.4-2 System Clock Block Diagram

The clock source of SysTick in Cortex-M0 core can use CPU clock or external clock (SYST\_CSR[2]). If using external clock, the SysTick clock (STCLK) has 4 clock sources. The clock source switch depends on the setting of the register STCLK\_S (CLKSEL0[5:3]). The block diagram is shown in 錯誤! 找不到參照來源。.




Figure 5.4-3 SysTick Clock Control Block Diagram



#### 5.4.4 AHB Clock Source Selection



Figure 5.4-4 AHB Clock Source for HCLK



#### 5.4.5 Peripheral Clock Source Selection

The peripheral clock has different clock source switch settings depending on different peripherals. Please refer to the CLKSEL1 and APBCLK register description in section 錯誤! 找不到參照來源。.




Figure 5.4-5 Peripherals Clock Source Selection for PCLK



	Ext. CLK (12M or 32K)	IRC22.1184M	IRC10K	PCLK
WDT	Yes	No	Yes	Yes
Timer0	Yes	Yes	Yes	Yes
Timer1	Yes	Yes	Yes	Yes
I <sup>2</sup> C	No	No	No	Yes
SPI	No	No	No	Yes
UART	Yes	Yes	No	No
PWM	No	No	No	Yes
ADC	Yes	Yes	No	Yes
ACMP	No	No	No	Yes

Table 5.4-1 Peripherals Engine Clock Source Selection Table



#### 5.4.6 Power-down Mode Clock

When entering Power-down mode, some clock sources and peripheral clocks and system clocks will be disabled. Some clock sources and peripheral clocks are still active in Power-down mode.

Clocks that still be kept active are listed below.

- Clock Generator
  - ♦ Internal 10 KHz RC oscillator (LIRC) clock
  - ◆ External 32.768 KHz crystal oscillator (LXT) clock (If PD\_32K = "1" and XTLCLK\_EN[1:0] = "10")
- Peripherals Clock (When these IP adopt 10 KHz as clock source)
  - Watchdog Clock
  - ◆ Timer 0/1 Clock



#### 5.4.7 Frequency Divider Output

This device is equipped with a power-of-2 frequency divider which is composed of 16 chained divide-by-2 shift registers. One of the 16 shift register outputs selected by a sixteen to one multiplexer is reflected to P3.6. Therefore, there are 16 options of power-of-2 divided clocks with the frequency from Fin/21 to Fin/217 where Fin is input clock frequency to the clock divider.

The output formula is Fout = Fin/2(N+1), where Fin is the input clock frequency, Fout is the clock divider output frequency and N is the 4-bit value in FREQDIV.FSEL[3:0].

When FREQDIV.FDIV\_EN[4] is set to high, the rising transition will reset the chained counter and starts counting. When FREQDIV.FDIV\_EN[4] is written with zero, the chained counter continuously runs until the divided clock reaches low state and stays in low state.




Figure 5.4-6 Clock Source of Frequency Divider




Figure 5.4-7 Block Diagram of Frequency Divider



#### 5.5 Comparator Controller (CMPC)

#### 5.5.1 Overview

The NuMicro Mini51™ Series contains two comparators which can be used in a number of different configurations. The comparator output is a logical one when positive input is greater than negative input; otherwise, the output is zero. Each comparator can be configured to cause an interrupt when the comparator output value changes. The block diagram is shown in 錯誤! 找不到 參照來源。.

Note that the analog input port pins must be configured as the input type before Analog Comparator function is enabled.

#### 5.5.2 Features

- Analog input voltage range: 0 ~ 5.0V
- Hysteresis function support
- Two analog comparators with optional internal reference voltage input at negative end
- One comparator interrupt requested by one of the comparators



#### 5.6 Analog-to-Digital Converter (ADC)

#### 5.6.1 Overview

The NuMicro Mini51™ series contains one 10-bit successive approximation analog-to-digital converters (SAR A/D converter) with 8 input channels. The A/D converters can be started by software and external STADC/P3.2 pin.

Note that the analog input pins must be configured as input type before ADC function is enabled.

#### 5.6.2 Features

- Analog input voltage range: 0 ~ Vref (Max to 5.0 V)
- 10-bit resolution and 8-bit accuracy is guaranteed
- Up to 8 single-end analog input channels
- Maximum ADC clock frequency is 6 MHz
- Up to 150K SPS conversion rate
- An A/D conversion is performed one time on a specified channel
- An A/D conversion can be started by:
  - ♦ Software write "1" to ADST bit
  - External pin STADC
- Conversion results are held in data register with valid and overrun indicators
- Conversion results can be compared with specified value and user can select whether to generate an interrupt when conversion results are equal to the compare register settings
- Channel 7 supports 2 input sources: External analog voltage and internal fixed bandgap voltage



# 5.7 Flash Memory Controller (FMC)

#### 5.7.1 Overview

The NuMicro Mini51<sup>TM</sup> series is equipped with 4K/8K/16K bytes on chip embedded Flash EPROM for application program memory (APROM) that can be updated through ISP procedure. In System Programming (ISP) function enables user to update program memory when chip is soldered on PCB. After chip powered on Cortex-M0 CPU fetches code from APROM or LDROM decided by boot select (CBS) in Config0. By the way, the NuMicro Mini51<sup>TM</sup> series also provides DATA Flash Region, where the data flash is shared with original program memory and its start address is configurable and defined by user in Config1. The data flash size is defined by user depending on the application request.

#### 5.7.2 Features

- Compatible with AHB interface
- Running up to 24 MHz with zero wait state for discontinuous address read access
- 4K/8K/16KB application program memory (APROM)
- 2KB in system programming (ISP) loader program memory (LDROM)
- Programmable data flash start address and memory size with 512 bytes page erase unit
- In System Program (ISP) to update on chip Flash EPROM



## 5.8 General Purpose I/O

#### 5.8.1 Overview

There are 30 General Purpose I/O pins shared with special feature functions in this MCU. The 30 pins are arranged in 6 ports named P0, P1, P2, P3, P4 and P5. Each of the 30 pins is independent and has the corresponding register bits to control the pin mode function and data.

The I/O type of each I/O pin can be independently software configured as input, output, opendrain, or Quasi-bidirectional mode. After reset, the I/O type of all pins stay in input mode and port data register Px\_DOUT[n] resets to "1". For Quasi-bidirectional mode, each I/O pin is equipped with a very weak individual pull-up resistor about  $110K\Omega \sim 300K\Omega$  for VDD from 5.0V to 2.5V.

#### 5.8.2 Features

- Four I/O modes:
  - Quasi bi-direction
  - Push-Pull output
  - Open-Drain output
  - Input-only with high impendence
- TTL/Schmitt trigger input selectable
- I/O pin can be configured as interrupt source with edge/level setting
- High driver and high sink IO mode support

# nuvoton

## 5.9 I<sup>2</sup>C Serial Interface Controller (Master/Slave)

#### 5.9.1 Overview

 $I^2C$  is a two-wire, bi-directional serial bus that provides a simple and efficient method of data exchange between devices. The  $I^2C$  standard is a true multi-master bus including collision detection and arbitration that prevents data corruption if two or more masters attempt to control the bus simultaneously. Serial 8-bit oriented bi-directional data transfers can be made up 1.0 Mbps.

Data is transferred between a master and a slave synchronously to SCL on the SDA line on a byte-by-byte basis. Each data byte is 8 bits long. There is one SCL clock pulse for each data bit with the MSB being transmitted first. An acknowledge bit follows each transferred byte. Each bit is sampled during the high period of SCL; therefore, the SDA line may be changed only during the low period of SCL and must be held stable during the high period of SCL. A transition on the SDA line while SCL is high is interpreted as a command (START or STOP). Please refer to the following figure for more detailed I<sup>2</sup>C BUS Timing.




Figure 5.9-1 Bus Timing

The device's on-chip I<sup>2</sup>C logic provides the serial interface that meets the I<sup>2</sup>C bus standard mode specification. The I<sup>2</sup>C port handles byte transfers autonomously. To enable this port, the bit ENSI in I2CON should be set to "1". The I<sup>2</sup>C hardware interfaces to the I<sup>2</sup>C bus via two pins: SDA (P3.4, serial data line) and SCL (P3.5, serial clock line). Since the pull-up resistor is needed for Pin P3.4 and P3.5 for I<sup>2</sup>C operation as these are open-drain pins. When the I/O pins are used as I<sup>2</sup>C port, user must set the pins function to I<sup>2</sup>C in advance.

#### 5.9.2 Features

The I<sup>2</sup>C bus uses two wires (SDA and SCL) to transfer information between devices connected to the bus. The main features of the bus are:

- Supports Master/Slave mode
- Bi-directional data transfer between masters and slaves
- Multi-master bus (no central master)
- Arbitration between simultaneously transmitting masters without corruption of serial data on the bus
- Serial clock synchronization allowing devices with different bit rates to communicate via one serial bus
- Serial clock synchronization can be used as a handshake mechanism to suspend and resume serial transfer

# nuvoton

- Built-in 14-bit time-out counter that requests the I<sup>2</sup>C interrupt if the I<sup>2</sup>C bus hangs up and timer-out counter overflows
- External pull-up needed for higher output pull-up speed
- Programmable clocks allowing for versatile rate control
- Supports 7-bit addressing mode
- Supports multiple address recognition (four slave address registers with mask option)



#### 5.10 Enhanced PWM Generator

#### 5.10.1 Overview

The NuMicro Mini51™ series has built one PWM unit which is specially designed for motor driving control applications. The PWM unit supports 6 PWM generators which can be configured as 6 independent PWM outputs, PWM0~PWM5, or as 3 complementary PWM pairs, (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5) with 3 programmable dead-zone generators.

Each PWM generator shares the 8-bit prescaler, clock divider providing 5 divided frequencies (1, 1/2, 1/4, 1/8, 1/16). Each PWM output has independent 16-bit counter for PWM period control, and 16-bit comparators for PWM duty control. The 6 PWM generators provide six independent PWM interrupt flags which are set by hardware when the corresponding PWM period counter comparison matched. Each PWM interrupt source with its corresponding enable bit can request PWM interrupt. The PWM generators can be configured as One-shot mode to produce only one PWM cycle signal or Auto-reload mode to output PWM waveform continuously.

#### 5.10.2 Features

The PWM unit supports the following features:

- Six independent 16-bit PWM duty control units with maximum 6 port pins:
  - ♦ 6 independent PWM outputs PWM0, PWM1, PWM2, PWM3, PWM4, and PWM5
  - ◆ 3 complementary PWM pairs, with each pin in a pair mutually complement to each other and capable of programmable dead-zone insertion (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
  - ◆ 3 synchronous PWM pairs, with each pin in a pair in-phase (PWM0, PWM1), (PWM2, PWM3) and (PWM4, PWM5)
- Group control bit PWM2 and PWM4 are synchronized with PWM0
- One-shot (only support edge alignment mode) or Auto-reload mode PWM
- Up to 16-bit resolution
- Supports Edge-aligned and Center-aligned mode
- Programmable dead-zone insertion between complementary paired PWMs
- Each pin of PWM0 to PWM5 has independent polarity setting control
- Hardware fault brake protections
  - Two Interrupt source types:
    - Synchronously requested at PWM frequency when down counter comparison matched (edge- and center-aligned mode) or underflow (edgealigned mode)
    - Requested when external fault brake asserted

◆ BKP0: EINT0

♦ BKP1: EINT1 or CPO0

The PWM signals before polarity control stage are defined in view of positive logic.
 Whether the PWM ports are active high or active low is controlled by the polarity control register.

# nuvoTon




Figure 5.10-1 Application Circuit Diagram



### 5.11 Serial Peripheral Interface (SPI) Controller

#### 5.11.1 Overview

The Serial Peripheral Interface (SPI) is a synchronous serial data communication protocol which operates in full duplex mode. Devices communicate in Master/Slave mode with 4-wire bi-direction interface. NuMicro Mini51™ series contain one set of SPI controller performing a serial-to-parallel conversion on data received from a peripheral device, and a parallel-to-serial conversion on data transmitted to a peripheral device. SPI controller can be set as a master; it also can be set as a slave controlled by an off-chip master device.

#### 5.11.2 Features

- Supports Master or Slave mode operation
- MSB or LSB first transfer
- Byte or word Suspend mode
- Variable output serial clock frequency in Master mode
- Supports two programmable serial clock frequencies in Master mode



#### 5.12 Timer Controller

#### 5.12.1 Overview

The timer module includes two channels, TIMER0~TIMER1, which allow user to easily implement a timer control for applications. The timer can perform functions like frequency measurement, interval measurement, clock generation, delay timing, and so on. The timer can generate an interrupt signal upon time-out, or provide the current value of count during operation.

#### 5.12.2 Features

- Two sets of 32-bit timers with 24-bit up-timer and one 8-bit pre-scale counter
- Independent clock source for each channel (TMR0\_CLK, TMR1\_CLK)
- Provides one-shot, periodic, toggle and continuous counting operation modes
- Time-out period = (period of timer clock input) \* (8-bit pre-scale counter + 1) \* (24-bit TCMP)
- Maximum counting cycle time = (1 / T MHz) \* (2<sup>8</sup>) \* (2<sup>24</sup>); T is the period of timer clock
- Internal 24-bit up timer is readable through TDR (Timer Data Register)
- Supports event counting function to count the event from external pin
- Supports input capture function to capture or reset counter value



#### 5.13 UART Interface Controller

The NuMicro Mini51™ series provides one channel of Universal Asynchronous Receiver/Transmitters (UART). UART performs Normal Speed UART, and support flow control function.

#### 5.13.1 Overview

The Universal Asynchronous Receiver/Transmitter (UART) performs a serial-to-parallel conversion on data received from the peripheral, and a parallel-to-serial conversion on data transmitted from the CPU. The UART controller also supports IrDA SIR function, and RS-485 mode functions. Each UART channel supports six types of interrupts, including transmitter FIFO empty interrupt (INT\_THRE), receiver threshold level reaching interrupt (INT\_RDA), line status interrupt (parity error or framing error or break interrupt) (INT\_RLS), receiver buffer time-out interrupt (INT\_TOUT), MODEM/Wake-up status interrupt (INT\_MODEM), and Buffer error interrupt (INT\_BUF\_ERR). Interrupt number 12 (vector number is 28) supports UART interrupt. Refer to Nested Vectored Interrupt Controller chapter for System Interrupt Map.

The UART is built-in with a 16-byte transmitter FIFO (TX\_FIFO) and a 16-byte receiver FIFO (RX\_FIFO) that reduces the number of interrupts presented to the CPU and the CPU can read the status of the UART at any time during the operation. The reported status information includes the type and condition of the transfer operations being performed by the UART, as well as 4 error conditions (parity error, framing error, break interrupt and buffer error) probably occur while receiving data. The UART includes a programmable baud rate generator that is capable of dividing crystal clock input by divisors to produce the clock that transmitter and receiver need. The baud rate equation is Baud Rate = UART\_CLK / M \* [BRD + 2], where M and BRD are defined in Baud Rate Divider Register (UA\_BAUD). The following table lists the equations in the various conditions and the UART baud rate setting table.

Mode DIV X EN DIV X ONE **Divider X BRD Baud Rate Equation** 0 0 0 В Α UART CLK / [16 \* (A+2)] UART CLK / [(B+1) \* (A+2)] , B must 1 1 0 В Α 2 1 1 UART CLK / (A+2), A must >=3 Don't care Α

Table 5.13-1 UART Baud Rate Setting Table

Table 5.13-2 UART Baud Rate Setting Table

	System clock = 22.1184 MHz										
Baud rate	Mode0	Mode1	Mode2								
921600	Not Support	A=0, B=11	A=22								
460800	A=1	A=1, B=15 A=2, B=11	A=46								
230400	A=4	A=4, B=15 A=6, B=11	A=94								
115200	A=10	A=10, B=15	A=190								



		A=14, B=11	
57600	A=22	A=22, B=15 A=30, B=11	A=382
38400	A=34	A=62, B=8 A=46, B=11 A=34, B=15	A=574
19200	A=70	A=126, B=8 A=94, B=11 A=70, B=15	A=1150
9600	A=142	A=254, B=8 A=190, B=11 A=142, B=15	A=2302
4800	A=286	A=510, B=8 A=382, B=11 A=286, B=15	A=4606

#### 5.13.1.1 Auto-Flow Control

The UART controller supports auto-flow control function that uses two low-level signals, CTSn (clear-to-send) and RTSn (request-to-send), to control the flow of data transfer between the UART and external devices (ex: Modem). When auto-flow is enabled, the UART is not allowed to receive data until the UART asserts RTSn to external device. When the number of bytes in the RX FIFO equals the value of RTS\_TRI\_LEV (UA\_FCR[19:16]), the RTSn is de-asserted. The UART sends data out when UART controller detects CTSn is asserted from external device. If a validly asserted CTSn is not detected the UART controller will not send data out.

#### 5.13.1.2 IrDA Function Mode

The UART controllers also provides Serial IrDA (SIR, Serial Infrared) function (user must set IrDA\_EN (UA\_FUN\_SEL[1:0]) to enable IrDA function). The SIR specification defines a short-range infrared asynchronous serial transmission mode with one start bit, 8 data bits, and 1 stop bit. The maximum data rate is 115.2 Kbps (half duplex). The IrDA SIR block contains an IrDA SIR Protocol encoder/decoder. The IrDA SIR protocol is half-duplex only. Thus it cannot transmit and receive data at the same time. The IrDA SIR physical layer specifies a minimum 10ms transfer delay between transmission and reception. This delay feature must be implemented by software.

#### 5.13.1.3 RS-485 Function Mode

Alternate function of UART controllers is RS-485 9 bit mode function, direction control provided by RTSn pin or can program GPIO (P0.1 for RTSn) to implement the function by software. The RS-485 mode is selected by setting the UA\_FUN\_SEL register to select RS-485 function. The RS-485 driver control is implemented using the RTSn control signal from an asynchronous serial port to enable the RS-485 driver. In RS-485 mode, many characteristics of the RX and TX are the same as UART.



#### 5.13.2 Features

- Full duplex, asynchronous communications
- Separates receive/transmit 16 bytes entry FIFO for data payloads
- Supports hardware auto flow control/flow control function (CTSn, RTSn) and programmable RTSn flow control trigger level
- Programmable receiver buffer trigger level
- Supports programmable baud-rate generator for each channel individually
- Supports CTSn wake-up function
- Supports 7-bit receiver buffer time-out detection function
- Programmable transmitting data delay time between the last stop and the next start bit by setting UA\_TOR[DLY] register
- Supports break error, frame error, parity error and receive/transmit buffer overflow detection function
- Fully programmable serial-interface characteristics
  - ◆ Programmable number of data bit, 5, 6, 7, 8 character
  - Programmable parity bit, even, odd, no parity or stick parity bit generation and detection
  - ◆ Programmable stop bit, 1, 1.5, or 2 stop bit generation
- Supports IrDA SIR function mode
  - ◆ Supports 3/16-bit duration for normal mode
- Supports RS-485 function mode
  - ♦ Supports RS-485 9-bit mode
  - Supports hardware or software RTSn control or software GPIO control to control transfer direction

# nuvoTon

### 5.14 Watchdog Timer

#### 5.14.1 Overview

The purpose of Watchdog Timer (WDT) is to perform a system reset after software runs into a problem. This prevents system from hanging for an infinite period of time. Besides, the Watchdog Timer supports another function to wake up CPU from Power-down mode. The Watchdog timer includes an 18-bit free running counter with programmable time-out intervals. The following table shows the Watchdog time-out interval selection and the following figure shows the timing of Watchdog interrupt signal and reset signal.

Setting WTE (WTCR[7]) will enable the watchdog timer and the WDT counter starts counting up. When the counter reaches the selected time-out interval, the Watchdog timer interrupt flag WTIF will be set immediately to request a WDT interrupt if the Watchdog timer interrupt enable bit WTIE is set; in the meanwhile, a specified delay time (1024 \* TWDT) follows the time-out event. User must set WTR (WTCR[0]) (Watchdog Timer Reset) high to reset the 18-bit WDT counter to avoid CPU from Watchdog Timer Reset before the delay time expires. The WTR bit is cleared automatically by hardware after the WDT counter is reset. There are eight time-out intervals with specific delay time which are selected by Watchdog timer interval select bits WTIS (WTCR[10:8]). If the WDT counter has not been cleared after the specific delay time expires, the Watchdog timer will set Watchdog Timer Reset Flag (WTRF) high and reset CPU. This reset will last 63 WDT clocks (TRST) and then CPU restarts executing program from reset vector (0x0000\_0000). WTRF will not be cleared by Watchdog reset. User may poll WTRF through software to recognize the reset source. WDT also provides the wake-up function. When chip is powered down and the Watchdog Timer Wake-up Function Enable bit (WTCR[4]) is set, if the WDT counter has not been cleared after the specific delay time expires, the chip will be waked up from Power-down state.

WTIS	WTR Timeout Interval T <sub>TIS</sub>	Interrupt Period T <sub>INT</sub>	WTR Timeout Interval (WDT_CLK = 10 KHz) T <sub>TIS</sub>	WTR Reset Interval (WDT_CLK = 10 KHz) T <sub>WTR</sub>
000	24 * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	1.6 ms	104 ms
001	2 <sup>6</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	6.4 ms	108.8 ms
010	28 * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	25.6 ms	128 ms
011	2 <sup>10</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	102.4 ms	204.8 ms
100	2 <sup>12</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	407 ms	512 ms
101	2 <sup>14</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	1.638 s	1.741 s
110	2 <sup>16</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	6.553 s	6.6.656 s
111	2 <sup>18</sup> * T <sub>WDT</sub>	1024 * T <sub>WDT</sub>	26.214 s	26.316 s

Table 5.14-1 Watchdog Time-out Interval Selection






Figure 5.14-1 Timing of Interrupt and Reset Signal

#### 5.14.2 Features

- 18-bit free running counter to avoid CPU from Watchdog Timer Reset before the delay time expires.
- Selectable time-out interval (24 ~ 218) and the time-out interval is 104 ms ~ 26.3168 s (if WDT CLK = 10 KHz).
- Reset period = (1 / 10 KHz) \* 63, if WDT\_CLK = 10 KHz.



# 6 ARM<sup>®</sup> CORTEX™-M0 CORE

### 6.1 Overview

The Cortex™-M0 processor is a configurable, multistage, 32-bit RISC processor which has an AMBA AHB-Lite interface and includes an NVIC component. It also has optional hardware debug functionality. The processor can execute Thumb code and is compatible with other Cortex-M profile processors. The profile supports two modes - Thread mode and Handler mode. Handler mode is entered as a result of an exception. An exception return can only be issued in Handler mode. Thread mode is entered on Reset and can be entered as a result of an exception return. 錯誤!找不到參照來源。 shows the functional controller of the processor.




Figure 6.1-1 Functional Block Diagram



#### 6.2 Features


- A low gate count processor
  - ◆ ARMv6-M Thumb<sup>®</sup> instruction set
  - ◆ Thumb-2 technology
  - ◆ ARMv6-M compliant 24-bit SysTick timer
  - ♦ A 32-bit hardware multiplier
  - Supports little-endian data accesses
  - ◆ Deterministic, fixed-latency, interrupt handling
  - Load/store-multiples and multicycle-multiplies that can be abandoned and restarted to facilitate rapid interrupt handling
  - ◆ C Application Binary Interface compliant exception model:
    - ARMv6-M, C Application Binary Interface (C-ABI) compliant exception model that enables the use of pure C functions as interrupt handlers
  - ◆ Low power Idle mode entry using Wait For Interrupt (WFI), Wait For Event (WFE) instructions, or the return from interrupt sleep-on-exit feature

#### NVIC

- ◆ 32 external interrupt inputs, each with four levels of priority
- Dedicated Non-Maskable Interrupt (NMI) input
- Supports both level-sensitive and pulse-sensitive interrupt lines
- ◆ Wake-up Interrupt Controller (WIC) with ultra-low power Idle mode support
- Debug support
  - Four hardware breakpoints
  - Two watchpoints
  - Program Counter Sampling Register (PCSR) for non-intrusive code profiling
  - Single step and vector catch capabilities
- Bus interfaces
  - ♦ Single 32-bit AMBA-3 AHB-Lite system interface that provides simple integration to all system peripherals and memory
  - ◆ Single 32-bit slave port that supports the Debug Access Port DAP (DAP)



# 7 APPLICATION CIRCUIT





## 8 ELECTRICAL CHARACTERISTICS

# 8.1 Absolute Maximum Ratings

SYMBOL	PARAMETER	Min	MAX	UNIT
DC power supply	V <sub>DD</sub> -V <sub>SS</sub>	-0.3	+7.0	V
Input voltage	VIN	V <sub>SS</sub> -0.3	V <sub>DD</sub> +0.3	V
Oscillator frequency	1/t <sub>CLCL</sub>	4	24	MHz
Operating temperature	TA	-40	+85	°C
Storage temperature	TST	-55	+150	°C
Maximum current into VDD		-	120	mA
Maximum current out of VSS			120	mA
Maximum current sunk by a I/O pin			35	mA
Maximum current sourced by a I/O pin			35	mA
Maximum current sunk by total I/O pins			100	mA
Maximum current sourced by total I/O pins			100	mA

**Note:** Exposure to conditions beyond those listed under absolute maximum ratings may adversely affects the lift and reliability of the device.



## 8.2 DC Electrical Characteristics

(VDD-VSS = 5.0 V, TA = 25°C, FOSC = 24 MHz unless otherwise specified.)

DADAMETED	C:		Speci	fication		TEST COMPLETIONS
PARAMETER	Sym.	Min.	TYP.	Max.	Unit	TEST CONDITIONS
Operation voltage	V <sub>DD</sub>	2.5		5.5	٧	V <sub>DD</sub> = 2.5 V ~ 5.5 V up to 24 MHz
V <sub>DD</sub> rise rate to ensure internal operation correctly	V <sub>RISE</sub>	0.05			V/mS	
Power ground	V <sub>SS</sub> AV <sub>SS</sub>	-0.3			V	
LDO output voltage	$V_{LDO}$	-10%	1.8	+10%	٧	V <sub>DD</sub> = 2.5V ~ 5.5V
Analog operating voltage	$AV_{DD}$	0		$V_{DD}$	V	
	I <sub>DD1</sub>		9.5		mA	V <sub>DD</sub> = 5.5V at 24 MHz, all IP Enabled
Operating current  Normal run mode	I <sub>DD2</sub>		7.5		mA	V <sub>DD</sub> = 5.5V at 24 MHz, all IP Disabled
at 24 MHz	I <sub>DD3</sub>		7.5		mA	V <sub>DD</sub> = 3.3V at 24 MHz, all IP Enabled
	I <sub>DD4</sub>		6		mA	V <sub>DD</sub> = 3.3V at 24 MHz, all IP Disabled
	I <sub>DD5</sub>		5.5		mA	V <sub>DD</sub> = 5.5V at 12 MHz, all IP Enabled
Operating current  Normal run mode	I <sub>DD6</sub>		4.5		mA	V <sub>DD</sub> = 5.5V at 12 MHz, all IP Disabled
at 12 MHz	I <sub>DD7</sub>		4		mA	V <sub>DD</sub> = 3.3V at 12 MHz, all IP Enabled
	I <sub>DD8</sub>		3		mA	V <sub>DD</sub> = 3.3V at 12 MHz, all IP Disabled
	I <sub>DD9</sub>		3.6		mA	V <sub>DD</sub> = 5.5V at 4 MHz, all IP Enabled
Operating current  Normal run mode	I <sub>DD10</sub>		3.3		mA	V <sub>DD</sub> = 5.5V at 4 MHz, all IP Disabled
at 4 MHz	I <sub>DD11</sub>		1.7		mA	V <sub>DD</sub> = 3.3V at 4 MHz, all IP Enabled
	I <sub>DD12</sub>		1.4		mA	V <sub>DD</sub> = 3.3V at 4 MHz, all IP Disabled
	I <sub>DD13</sub>		6.6		mA	V <sub>DD</sub> = 5.5V at 22.1184 MHz, all IP Enabled
Operating current Normal run mode	I <sub>DD14</sub>		5		mA	V <sub>DD</sub> = 5.5V at 22.1184 MHz, all IP Disabled
at 22.1184 MHz IRC	I <sub>DD15</sub>		6.6		mA	V <sub>DD</sub> = 3.3V at 22.1184 MHz, all IP Enabled
	I <sub>DD16</sub>		5		mA	V <sub>DD</sub> = 3.3V at 22.1184 MHz, all IP Disabled



DADAMETED	0		Speci	fication		TEGT COMPLTIONS
PARAMETER	Sym.	Min.	TYP.	Max.	Unit	TEST CONDITIONS
	I <sub>DD17</sub>		116		μΑ	V <sub>DD</sub> = 5.5V at 32.768 KHz, all IP Enabled
Operating current Normal run mode	I <sub>DD18</sub>		113		μА	V <sub>DD</sub> = 5.5V at 32.768 KHz, all IP Disabled
at 32.768 KHz crystal oscillator	I <sub>DD19</sub>		112		μА	V <sub>DD</sub> = 3.3V at 32.768 KHz, all IP Enabled
	I <sub>DD20</sub>		100		μА	V <sub>DD</sub> = 3.3V at 32.768 KHz, all IP Disabled
	I <sub>DD21</sub>		109		μΑ	V <sub>DD</sub> = 5.5V at 10 KHz, all IP Enabled
Operating current  Normal run mode	I <sub>DD22</sub>		108		μΑ	V <sub>DD</sub> = 5.5V at 10 KHz, all IP Disabled
at 10 KHz IRC	I <sub>DD23</sub>		100		μΑ	V <sub>DD</sub> = 3.3V at 10 KHz, all IP Enabled
	I <sub>DD24</sub>		98		μΑ	V <sub>DD</sub> = 3.3V at 10 KHz, all IP Disabled
	I <sub>IDLE1</sub>		5.5		mA	V <sub>DD</sub> = 5.5V at 24 MHz, all IP Enabled
Operating current  Idle mode	I <sub>IDLE2</sub>		3.5		mA	V <sub>DD</sub> = 5.5V at 24 MHz, all IP Disabled
at 24 MHz	I <sub>IDLE3</sub>		3.8		mA	V <sub>DD</sub> = 3.3V at 24 MHz, all IP Enabled
	I <sub>IDLE4</sub>		1.8		mA	V <sub>DD</sub> = 3.3V at 24 MHz, all IP Disabled
	I <sub>IDLE5</sub>		3.3		mA	V <sub>DD</sub> = 5.5V at 12 MHz, all IP Enabled
Operating current	I <sub>IDLE6</sub>		2.6		mA	V <sub>DD</sub> = 5.5V at 12 MHz, all IP Disabled
Idle mode at 12 MHz	I <sub>IDLE7</sub>		2		mA	V <sub>DD</sub> = 3.3V at 12 MHz, all IP Enabled
	I <sub>IDLE8</sub>		1		mA	V <sub>DD</sub> = 3.3V at 12 MHz, all IP Disabled
	I <sub>IDLE9</sub>		3		mA	V <sub>DD</sub> = 5.5V at 4 MHz, all IP Enabled
Operating current	I <sub>IDLE10</sub>		2.3		mA	V <sub>DD</sub> = 5.5V at 4 MHz, all IP Disabled
Idle mode at 4 MHz	I <sub>IDLE11</sub>		1		mA	V <sub>DD</sub> = 3.3V at 4 MHz, all IP Enabled
at 4 IVII IZ	I <sub>IDLE12</sub>		0.7		mA	V <sub>DD</sub> = 3.3V at 4 MHz, all IP Disabled
	I <sub>IDLE13</sub>		3.0		mA	V <sub>DD</sub> = 5.5V at 22.1184 MHz, all IP Enabled
Operating current Idle mode at 22.1184 MHz IRC	I <sub>IDLE14</sub>		1.2		mA	V <sub>DD</sub> = 5.5V at 22.1184 MHz, all IP Disabled
G. ZZ. 170 I WII IZ II VO	I <sub>IDLE15</sub>		3.0		mA	V <sub>DD</sub> = 3.3V at 22.1184 MHz, all IP Enabled



DARAMETER	Cum		Speci	fication		TEST CONDITIONS	
PARAMETER	Sym.	Min.	TYP.	Max.	Unit	TEST CONDITIONS	
	I <sub>IDLE16</sub>		1.2		mA	V <sub>DD</sub> = 3.3V at 22.1184 MHz, all IP Disabled	
	I <sub>IDLE17</sub>		110		μА	V <sub>DD</sub> = 5.5V at 32.768 KHz, all IP Enabled	
Operating current	I <sub>IDLE18</sub>		107		μА	V <sub>DD</sub> = 5.5V at 32.768 KHz, all IP Disabled	
at 32.768 KHz crystal oscillator	I <sub>IDLE19</sub>		105		μА	V <sub>DD</sub> = 3.3V at 32.768 KHz, all IP Enabled	
	I <sub>IDLE20</sub>		102		μА	V <sub>DD</sub> = 3.3V at 32.768 KHz, all IP Disabled	
	I <sub>IDLE21</sub>		103		μΑ	V <sub>DD</sub> = 5.5V at 10 KHz, all IP Enabled	
Operating current  Idle mode	I <sub>IDLE22</sub>		102		μΑ	V <sub>DD</sub> = 5.5V at 10 KHz, all IP Disabled	
at 10 KHz IRC	I <sub>IDLE23</sub>		96		μΑ	V <sub>DD</sub> = 3.3V at 10 KHz, all IP Enabled	
	I <sub>IDLE24</sub>		95		μА	V <sub>DD</sub> = 3.3V at 10 KHz, all IP Disabled	
Standby current	I <sub>PWD1</sub>		10		μА	V <sub>DD</sub> = 5.0V, CPU STOP All IP and Clock OFF	
Power-down mode	I <sub>PWD2</sub>		5		μА	V <sub>DD</sub> = 3.3V, CPU STOP All IP and Clock OFF	
Standby current Power-down mode with	I <sub>PWD3</sub>		12		μΑ	V <sub>DD</sub> = 5.0V, CPU STOP  All IP and Clock OFF except 32.768KHz crystal oscillator	
32.768 KHz crystal enabled	I <sub>PWD4</sub>		7		μΑ	V <sub>DD</sub> = 3.3V, CPU STOP All IP and Clock OFF except 32.768KHz crystal oscillator	
Input current P0~P5 (Quasi-bidirectional mode)	I <sub>IN1</sub>		-50	-60	μА	$V_{DD} = 5.5 \text{ V}, V_{IN} = 0 \text{ V or } V_{IN} = V_{DD}$	
Input current at /RESET <sup>[1]</sup>	I <sub>IN2</sub>	-55	-45	-30	μА	$V_{DD} = 3.3 \text{ V}, V_{IN} = 0.45 \text{ V}$	
Input leakage current PA, PB, PC, PD, PE	I <sub>LK</sub>	-0.1	-	+0.1	μА	$V_{DD} = 5.5 \text{ V}, 0 < V_{IN} < V_{DD}$	
Logic 1 to 0 transition current PA~PE (Quasibidirectional mode)	I <sub>TL</sub> <sup>[3]</sup>	-650	-	-200	μА	$V_{DD} = 5.5 \text{ V}, V_{IN} < 2.0 \text{ V}$	
Input low voltage	V <sub>IL1</sub>	-0.3	-	0.8	V	V <sub>DD</sub> = 4.5 V	



DADAMETED	C		Speci	fication		TEST COMPLETIONS
PARAMETER	Sym.	Min.	TYP.	Max.	Unit	TEST CONDITIONS
P0~P5 (TTL input)		-0.3	-	0.6		V <sub>DD</sub> = 2.5 V
Input high voltage		2.0	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
PÖ~P5 (TTL input)	V <sub>IH1</sub>	1.5	-	V <sub>DD</sub> +0.2	V	$V_{DD} = 3.0V$
Input low voltage P0~P5, (Schmitt input)	$V_{\text{IL2}}$		0.4 V <sub>DD</sub>		V	
Input high voltage P0~P5, (Schmitt input)	V <sub>IH2</sub>		0.6 V <sub>DD</sub>		V	
Hysteresis voltage of P0~P5 (Schmitt input)	$V_{HY}$		0.2 V <sub>DD</sub>		V	
Input low voltage	.,	0	-	0.8	V	V <sub>DD</sub> = 4.5V
XTAL1 <sup>[*2]</sup>	$V_{IL3}$	0	-	0.4	V	$V_{DD} = 3.0V$
Input high voltage XTAL1 <sup>[2]</sup>		3.5	-	V <sub>DD</sub> +0.2	V	V <sub>DD</sub> = 5.5V
XTAL1 <sup>[2]</sup>	V <sub>IH3</sub>	2.4	-	V <sub>DD</sub> +0.2		V <sub>DD</sub> = 3.0V
Internal /RESET pin pull-up resistor	R <sub>RST</sub>	40	-	100	ΚΩ	
Negative going threshold (Schmitt input), /RESET	V <sub>ILS</sub>	-0.5	-	0.3 V <sub>DD</sub>	V	
Positive going threshold (Schmitt input), /RESET	V <sub>IHS</sub>	0.6 V <sub>DD</sub>	-	V <sub>DD</sub> +0. 5	V	
	I <sub>SR11</sub>	-300	-370	-450	μΑ	$V_{DD} = 4.5V, V_{S} = 2.4V$
Source current P0~P5. (Quasi-bidirectional	I <sub>SR12</sub>	-50	-70	-90	μΑ	$V_{DD} = 2.7V, V_{S} = 2.2V$
mode)	I <sub>SR12</sub>	-40	-60	-80	μΑ	$V_{DD} = 2.5V, V_{S} = 2.0V$
	I <sub>SR21</sub>	-20	-24	-28	mA	$V_{DD} = 4.5V, V_{S} = 2.4V$
Source current P0~P5, (Push-pull mode)	I <sub>SR22</sub>	-4	-6	-8	mA	$V_{DD} = 2.7V, V_{S} = 2.2V$
	I <sub>SR22</sub>	-3	-5	-7	mA	$V_{DD} = 2.5V, V_{S} = 2.0V$
Sink current P0~P5,	I <sub>SK1</sub>	10	16	20	mA	$V_{DD} = 4.5V, V_S = 0.45V$
(Quasi-bidirectional and Push-pull mode)	I <sub>SK1</sub>	7	10	13	mA	$V_{DD} = 2.7V, V_S = 0.45V$
. 23.1 pail (11000)	I <sub>SK1</sub>	6	9	12	mA	$V_{DD} = 2.5V, V_{S} = 0.45V$

### Notes:

1. /RESET pin is a Schmitt trigger input.

# NuMicro<sup>TM</sup> Mini51 Series Data Sheet



IUMICRO™ MINI51 SERIES DATASHEE

- 2. Crystal Input is a CMOS input.
- 3. Pins of P0~P5 can source a transition current when they are being externally driven from 1 to 0. In the condition of  $V_{DD}$ =5.5V, the transition current reaches its maximum value when  $V_{IN}$  approximates to 2V.



## 8.3 AC Electrical Characteristics

## 8.3.1 External Input Clock

PARAMETER	Sym.		Specif	ication	TEST CONDITIONS				
TANAMETER	Sylli.	Min.	TYP.	Max.	Unit	TEST CONDITIONS			
Clock high time	t <sub>CHCX</sub>	20			nS				
Clock low time	t <sub>CLCX</sub>	20			nS				
Clock rise time	t <sub>CLCH</sub>			10	nS				
Clock fall time	t <sub>CHCL</sub>			10	nS				
tchcl									

Note: Duty cycle is 50%.

#### 8.3.2 External 4 ~ 24 MHz XTAL Oscillator

PARAMETER	Sym.		Specif	ication		TEST CONDITIONS
TANAMETER	Oyiii.	Min.	TYP.	Max.	Unit	TEOT CONDITIONS
Oscillator frequency	f <sub>HXTAL</sub>	4	12	24	MHz	V <sub>DD</sub> = 2.5V ~ 5.5V
Temperature	T <sub>HXTAL</sub>	-40		+85	°C	
Operating current	I <sub>HXTAL</sub>		TBD		mA	V <sub>DD</sub> = 5.0V

# 8.3.3 Typical Crystal Application Circuit






Figure 8.3-1 Typical Crystal Application Circuit

### 8.3.4 External 32.768 KHz XTAL Oscillator

PARAMETER	Sym.		Specif	ication		TEST CONDITIONS
TANAMETER	Oyiii.	Min.	TYP.	Max.	Unit	TEOT CONDITIONS
Oscillator frequency	$fL_{XTAL}$		32.768		KHz	V <sub>DD</sub> = 2.5V ~ 5.5V
Temperature	TL <sub>XTAL</sub>	-40		+85	°C	
Operating current	I <sub>HXTAL</sub>		TBD		μА	V <sub>DD</sub> = 5.0V

#### 8.3.5 Internal 22.1184 MHz RC Oscillator

PARAMETER	Sym.		Specific	ation		TEST CONDITIONS
I ANAMETER	Sylli.	Min.	TYP.	Max.	Unit	TEOT CONDITIONS
Supply voltage <sup>[1]</sup>	$V_{HRC}$		1.8		V	
		21.89	22.1184	22.34	MHz	25°C, V <sub>DD</sub> = 5V
		20.57	22.1184	23.23	MHz	$-40^{\circ}\text{C} \sim +85^{\circ}\text{C}, V_{DD} = 2.5\text{V} \sim 5.5\text{V}$
Center frequency	F <sub>HRC</sub>	21.78	22.0	22.22	MHz	$-40^{\circ}$ C~+85 $^{\circ}$ C, V <sub>DD</sub> = 2.5V~5.5V 32.768K crystal oscillator Enabled and TRIM_SEL = 1
Operating current	I <sub>HRC</sub>		TBD		mA	

Note: Internal operation voltage comes from LDO.

### 8.3.6 Internal 10 KHz RC Oscillator

PARAMETER	Sym.		Specif	ication		TEST CONDITIONS
TANAMETER	Sylli.	Min.	TYP.	Max.	Unit	TEOT CONDITIONS
Supply voltage <sup>[1]</sup>	$V_{LRC}$		1.8		V	
Center frequency	F <sub>LRC</sub>	7	10	13	KHz	25°C, V <sub>DD</sub> = 5V
Comer nequency		5	10	15	KHz	$-40^{\circ}$ C = $\sim +85^{\circ}$ C, $V_{DD} = 2.5V \sim 5.5V$
Operating current	$I_{LRC}$		TBD		μΑ	$V_{DD} = 5V$

Note: Internal operation voltage comes from LDO.



# 8.4 Analog Characteristics

 $(V_{DD}-V_{SS} = 5.0V, TA = 25^{\circ}C, FOSC = 24 MHz unless otherwise specified.)$ 

## 8.4.1 Brown-Out Reset (BOD)

PARAMETER	Sym.		Specif	ication		TEST CONDITIONS
TANAMETER	Gyiii.	Min.	TYP.	Max.	Unit	
Operating voltage	V <sub>BOD</sub>	2.0		5.5	V	
Operating current	I <sub>BOD</sub>		5	15	μΑ	V <sub>DD</sub> = 5V BOD27 and BOD38 Enabled
BOD38 detection level	V <sub>B38dt</sub>	3.6	3.8	4.0	٧	25°C
BOD27 detection level	V <sub>B27dt</sub>	2.6	2.7	2.8	V	25°C

# 8.4.2 Low Voltage Reset (LVR)

PARAMETER	Sym.		Specif	ication		TEST CONDITIONS
TANAMETER		Min.	TYP.	Max.	Unit	
Operating voltage	$V_{BOD}$	2.0		5.5	V	
Operating current	I <sub>BOD</sub>		1	2	μА	
Detection level			2.0		V	25°C
LVR always enabled	$V_{LVR}$	1.6	2.0	2.4	V	-40°C ~ +85°C

# 8.4.3 Analog Comparator

PARAMETER	Sum		Specif	ication		TEST CONDITIONS
PARAMETER	Sym.	Min.	TYP.	Max.	Unit	TEST CONDITIONS
Operating voltage	$V_{BOD}$	2.5	3.3	5.5	V	
Operating current	I <sub>CMP</sub>		40	80	μА	
Input offset voltage	V <sub>OFFSET</sub>		10	20	mV	
Output swing voltage	V <sub>swin</sub>	0.2		V <sub>DD</sub> -0.2	V	
Input common mode range $(V_{CM})$	V <sub>CM</sub>	0.1		V <sub>DD</sub> -0.1	V	
DC gain	G <sub>DC</sub>		70		dB	
Propagation delay	T <sub>PDLY</sub>		200		ns	V <sub>CM</sub> = 1.2V The difference voltage in CPPx and CPNx is 0.1V
Hysteresis	V <sub>HYS</sub>		±10		mV	One bit control W/O and W. hysteresis @V <sub>CM</sub> = 0.2V ~ VDD-0.2V



PARAMETER	Sym.		Specif	ication	TEST CONDITIONS	
TAKAMETEK Sym.	Min.	TYP.	Max.	Unit	1201 CONDITIONS	
Stable time	T <sub>STBL</sub>			2	μS	CPPx = 1.3V and CPNX = 1.2V

# 8.4.4 Analog Comparator Reference Voltage (CRV)

PARAMETER	Sym.		Specifi	ication		TEST CONDITIONS
TANAMETER		Min.	TYP.	Max.	Unit	TEST CONDITIONS
Operating voltage	$V_{BOD}$	2.5		5.5	V	
CRV step size	V <sub>STEP</sub>		V <sub>DD</sub> /24		V	VDD = 5V, BOD27 and BOD38 Enabled
CRV output voltage absolute accuracy	A <sub>CRV</sub>	-5		+5	%	
Unit resistor value	R <sub>CRV</sub>		2K		ohm	

## 8.4.5 10-bit ADC

PARAMETER	Sym.		Specif	ication		TEST CONDITIONS
FARAMETER	Sylli.	Min.	TYP.	Max.	Unit	TEST CONDITIONS
Operating voltage	$AV_{DD}$	2.7		5.5	V	$AV_{DD} = V_{DD}$
Operating current	I <sub>ADC</sub>			1	mA	$AV_{DD} = V_{DD} = 5V, F_{SPS} = 150K$
Resolution	R <sub>ADC</sub>			10	bit	
Reference voltage	$V_{REF}$		A <sub>VDD</sub>		V	V <sub>REF</sub> connected to A <sub>VDD</sub> in chip
ADC input voltage	V <sub>IN</sub>	0		$V_{REF}$	V	
Conversion time	T <sub>CONV</sub>	6.7			μS	
Sampling rate	F <sub>SPS</sub>	150K			Hz	V <sub>DD</sub> = 5V, ADC clock = 6MHz Free running conversion
Integral non-linearity error (INL)	INL			±1	LSB	
Differential non-linearity (DNL)	DNL			±1	LSB	
Gain error	E <sub>G</sub>			±2	LSB	
Offset error	E <sub>OFFSET</sub>			3	LSB	
Absolute error	E <sub>ABS</sub>			4	LSB	
ADC clock frequency	F <sub>ADC</sub>	5K		6M	Hz	$V_{DD} = 5V$
Clock cycle	AD <sub>CYC</sub>	38			Cycle	
Bang-gap voltage	$V_{BG}$	1.27	1.35	1.44	V	-40°C ~ +85°C




# 8.4.6 Flash Memory Characteristics

PARAMETER	Sym.		Specif	ication		TEST CONDITIONS
TAKAMETEK	Sylli.	Min.	TYP.	Max.	Unit	TEOT GONDITIONS
Cycling (erase/write)		400				
Program memory	N <sub>CYC</sub>	100			K cycle	
Data retention	T <sub>RET</sub>	10			years	$T_A = +85^{\circ}C$
Erase time of ISP mode	T <sub>ERASE</sub>	2.3	2.5	2.7	mS	Erase time for one page
Program time of ISP mode	$T_{PROG}$	57	62	67	uS.	Programming time for one word
Program current	I <sub>PROG</sub>		3.3		mA	$V_{DD} = 5.5V$

# nuvoTon


### 9 PACKAGE DIMENSION

## 9.1 48-pin LQFP






# 9.2 33-pin QFN (4mm x 4mm)





# 9.3 33-pin QFN (5mm x 5mm)





# **10 REVISION HISTORY**

Date	Revision	Changes					
Sep 6, 2011	1.00	Initial release					
		Change electrical characteristics of comparator, 22MHZ RC oscillator, ADC and band-gap.					
Oct 20, 2011	1.01	Add electrical characteristics of Flash memory					
		3. Change maximum SPI frequency as 12MHz					
		4. Fix some typos.					
		Fix electrical characteristics of 22MHZ RC oscillator					
Dec 1, 2011	1.02	2. Modify all "1XX" description in registers and related figures.					
Dec 1, 2011	1.02	3. Modify 33-pin QFN 5mmx5mm package outline specification.					
		4. Fix some typos.					
		Added the VDD rise rate specification.					
Feb 9, 2012	1.03	2. Revised the minimum ADC clock frequency specification.					
		Revised the minimum and maximum specification of band- gap voltage.					



#### **Important Notice**

Nuvoton Products are neither intended nor warranted for usage in systems or equipment, any malfunction or failure of which may cause loss of human life, bodily injury or severe property damage. Such applications are deemed, "Insecure Usage".

Insecure usage includes, but is not limited to: equipment for surgical implementation, atomic energy control instruments, airplane or spaceship instruments, the control or operation of dynamic, brake or safety systems designed for vehicular use, traffic signal instruments, all types of safety devices, and other applications intended to support or sustain life.

All Insecure Usage shall be made at customer's risk, and in the event that third parties lay claims to Nuvoton as a result of customer's Insecure Usage, customer shall indemnify the damages and liabilities thus incurred by Nuvoton.