

# Curvature-Compensated BiCMOS Bandgap with 1-V Supply Voltage

Piero Malcovati, Franco Maloberti, *Fellow, IEEE*, Carlo Fiocchi, and Marcello Pruzzi

**Abstract**—In this paper, we present a bandgap circuit capable of generating a reference voltage of 0.54 V. The circuit, implemented in a submicron BiCMOS technology, operates with a supply voltage of 1 V, consuming 92  $\mu$ W at room temperature. In the bandgap circuit proposed, we use a nonconventional operational amplifier which achieves virtually zero systematic offset, operating directly from the 1-V power supply. The bandgap architecture used allows a straightforward implementation of the curvature compensation method. The proposed circuit achieves 7.5 ppm/K of temperature coefficient and 212 ppm/V of supply voltage dependence, without requiring additional operational amplifiers or complex circuits for the curvature compensation.

**Index Terms**—Analog integrated circuits, MiCMOS analog integrated circuits.

## I. INTRODUCTION

SUPPLY voltage is scaling down because of reducing oxide thickness and increasing demand for low-power portable equipment. Currently, 1.8-V power supplies are commonly used; soon, circuits operating with 1.2 V ( $\pm 10\%$ ) or less will be introduced. The threshold voltage of MOS transistors, however, is not scaling down as much as the supply voltage. Therefore, this relatively high threshold calls for new techniques in the design of basic analog blocks. One key component for analog systems is the bandgap voltage generator. Conventional structures allow us to achieve a reference voltage of about 1.2 V with minimum sensitivity to temperature variations. Of course, when the supply voltage goes down below 1.2 V, it is no longer possible to use the conventional structures, and designing the required operational amplifier also becomes quite difficult. This paper discusses a bandgap architecture capable of operating with a 1-V supply, while using a conventional BiCMOS technology with a threshold voltage of about 0.7 V for both n-channel and p-channel transistors. The circuit also incorporates a network that, despite its simplicity, allows us to accurately correct the curvature error, thus limiting the voltage variation to 7.5 ppm/K in the temperature range from 0 °C to 80 °C.




Fig. 1. Schematic of the bandgap circuit.

## II. LOW-VOLTAGE BANDGAP

Two components build up the output voltage of a bandgap reference. One is the voltage across a directly biased diode (base-emitter voltage  $V_{BE}$ ) and the other is a term proportional to the absolute temperature (PTAT). The negative temperature coefficient of the former term compensates for the positive temperature coefficient of the latter. If  $V_T = kT/q$  is used to obtain a PTAT voltage, it is well known that we have to multiply  $V_T$  by approximately 22 to compensate for the temperature dependence of the diode voltage. If this condition is satisfied, the generated bandgap voltage becomes approximately 1.2 V. Using a supply voltage ( $V_{DD}$ ) as low as 1 V, obviously 1.2 V cannot be produced; instead, we can generate a fraction of 1.2 V with similar temperature features. Since the bandgap voltage is given by

$$V_{BG} = V_{BE} + n \frac{kT}{q} \quad (1)$$

we achieve a fraction of the traditional bandgap voltage by scaling both terms of (1), using currents proportional to  $V_{BE}$  and to  $V_T$ , respectively. These currents are suitably added and transformed into a voltage with a resistor. We compensate for the temperature dependence of the resistors used by fabricating them with the same kind of material. Fig. 1 shows the schematic diagram of a circuit [1], which implements the described operation.

Manuscript received November 15, 2000; revised January 31, 2001.

P. Malcovati is with the Department of Electrical Engineering, University of Pavia, 27100 Pavia, Italy (e-mail: piero@ele.unipv.it).

F. Maloberti is with the Department of Electrical Engineering, Texas A&M University, College Station, TX 77843-3128 USA, on leave from the Department of Electronics, University of Pavia, 27100 Pavia, Italy (e-mail: franco@ee.tamu.edu; franco@ele.unipv.it).

C. Fiocchi and M. Pruzzi are with Mikron AG, 27100 Pavia, Italy (e-mail: carlo.fiocchi@mikron.de; marcello.pruzz@mikron.de).

Publisher Item Identifier S 0018-9200(01)04511-5.

Two diode connected bipolar transistors with emitter area ratio  $N$  drain the same current, leading to a  $\Delta V_{BE}$  equal to  $V_T \ln(N)$ . Therefore, the current in  $R_0$  is PTAT. The operational amplifier forces the two voltages  $V_A$  and  $V_B$  to be equal, thus producing a current in the nominally equal resistors  $R_1$  and  $R_2$  proportional to  $V_{BE}$ . As a result, the current in  $M_1$ ,  $M_2$  and  $M_3$  ( $I_1 = I_2 = I_3$ ) is given by

$$I_1 = \frac{V_T \ln(N)}{R_0} + \frac{V_{BE}}{R_1}. \quad (2)$$

The output voltage is then given by

$$\begin{aligned} V_{out} &= I_1 R_3 = V_T \left[ \frac{R_3 \ln(N)}{R_0} \right] + V_{BE} \left( \frac{R_3}{R_1} \right) \\ &= \frac{R_3}{R_1} \left[ \frac{R_1 \ln(N)}{R_0} V_T + V_{BE} \right]. \end{aligned} \quad (3)$$

The compensation of the temperature coefficients of  $V_T$  and  $V_{BE}$  is ensured by choosing values of  $N$  and of the  $R_1/R_0$  ratio which satisfy

$$\frac{R_1 \ln(N)}{R_0} = 22. \quad (4)$$

In particular, to minimize the spread of the resistors, we chose  $N = 24$ .

Moreover, since transistors  $M_1$ ,  $M_2$ , and  $M_3$  maintain almost the same drain-source voltage  $V_{DS}$ , independently of the actual supply voltage, the power supply rejection ratio of the circuit is only determined by the operational amplifier.

By inspection of the circuit, we observe that the minimum supply voltage is determined by the  $V_{BE}$  plus a saturation voltage of a p-channel transistor. Therefore, 1 V can be enough to operate the circuit. However, the supply voltage used must ensure proper operation of the operational amplifier and, indeed, this is the true limit of the circuit. Banba *et al.* [1] propose a similar structure, but the operational amplifier requires 1.8 V to function properly.

### III. OPERATIONAL AMPLIFIER DESIGN

The bandgap circuit needs an operational amplifier whose input common-mode voltage is around 0.65 V (the  $V_{BE}$ ). Moreover, since the output node drives p-channel current sources, its output quiescent voltage should be below  $V_{DD} - V_{th,p}$ . Assuming  $V_{DD} = 1$  V and  $V_{th,p} = 0.7$  V, the output voltage results as low as 0.15–0.2 V. Moreover, the gain of the operational amplifier must be around 60 dB without any bandwidth constraints. The above design conditions lead to the following considerations.

- The input common-mode voltage makes it difficult to accommodate an n-channel input differential stage. Possibly, a level shift of the input voltages by 150–200 mV toward the supply rail is necessary.
- The low output voltage prevents the use of cascode configurations. Therefore, two-stage architectures should be used.
- The required biasing conditions can lead to a significant offset, which can become the key limit to the correct operation of the bandgap circuit.




Fig. 2. Schematic of the two-stage operational amplifier used.

A careful analysis of the above issues shows that we can use a CMOS technology with a 1-V supply only if the thresholds of the n-channel and p-channel devices are 0.5 V or below. However, a BiCMOS technology (or a CMOS with lateral BJT) allows us to design an operational amplifier suitable for 1-V operation even with MOS threshold voltages as high as 0.7 V. Fig. 2 shows the circuit schematic of the proposed two-stage operational amplifier. The circuit does not use an input differential stage but two grounded bipolar transistors ( $Q_3$  and  $Q_4$ ).

The bias current in the differential stage of a conventional operational amplifier is controlled with a suitable current source. However, the current source needs at least a saturation voltage to operate properly, thus subtracting at least 0.15 V from the supply voltage budget. The circuit in Fig. 2 spares this component. The combination of the diode connected BJT in the bandgap and the BJT of the input stage constitutes a current mirror. Therefore, the currents in the input stage of the operational amplifier do not need control, being a replica of the current in the bandgap structure. The bias voltage  $V_D$ , generated within the startup circuit, is also obtained from the bandgap circuit by mirroring the PTAT current of  $Q_1$  (Fig. 1). The signal current generated by the input differential pair  $Q_3$ – $Q_4$  is folded and collected by two diode connected MOS transistors ( $M_6$  and  $M_7$ ). Hence, we obtain the following differential gain

$$A_d = \frac{g_m, \text{BJT}}{g_m, \text{MOS}} = \frac{I_{\text{BJT}}/V_T}{2I_{\text{MOS}}/(V_{GS} - T_{th,n})} \quad (5)$$

where the suffix BJT refers to the input BJT and the suffix MOS refers to the diode loads  $M_6$  and  $M_7$ . Assuming  $(V_{GS} - V_{th,n}) = 4V_T$  and using  $I_{\text{BJT}} = 4I_{\text{MOS}}$ , we obtain a gain of 8. Since the input gain stage is fully symmetrical, its systematic offset is practically zero.

The second stage is a push–pull circuit. Since the quiescent value of the output voltage is one  $V_{GS,p}$  below  $V_{DD}$ , the  $V_{DS}$  voltages of  $M_{10}$  and  $M_{11}$  match, and the systematic offset of the second stage is practically zero as well. Moreover, for the same reason, we achieve excellent power supply rejection ratio and common-mode rejection ratio. The bias current in the operational amplifier matches the current flowing in the bandgap, which in turn is designed low. However, since the bias current of the circuit has a PTAT feature, power consumption will increase proportionally to the absolute temperature. This variation is irrelevant even when using the circuit in the range from  $-20$  °C to  $120$  °C.

The compensation capacitance  $C_C$  ensures the stability of the whole bandgap circuit under any operating conditions.

TABLE I  
OPERATIONAL AMPLIFIER FEATURES

Parameter	Value
DC Gain	60 dB
Gain-Bandwidth Product	1.2 MHz
Phase Margin	63°
Output Referred Systematic Offset Voltage	625 $\mu$ V
Supply Voltage	1 V
Current Consumption @ T = 25° C	35 $\mu$ A

The operational amplifier was designed using a 0.8- $\mu$ m BiCMOS technology. Its simulated features are summarized in Table I. The output referred systematic offset obtained is very small, as expected.

#### IV. STARTUP CIRCUIT

The proposed bandgap reference needs a more effective startup circuit than those usually adopted, consisting of simple pull-up or pull-down capacitors. In a conventional bandgap architecture the nonlinear  $I-V$  relationships of a diode and an  $N$  times larger diode with a resistance  $R_0$  in series have two well-defined crossing points. Therefore, a very small current flowing for a short period of time in the diodes is sufficient to lead the circuit toward the proper operating point. By contrast, in the proposed architecture, the use of resistors in parallel to the diodes ( $R_1$  and  $R_2$ ) makes the two  $I-V$  relationships more linear, and consequently, the crossing points are much less defined. Moreover, in order to turn on the diodes ( $Q_1$  and  $Q_2$ ), a significant amount of current ( $V_{BE}/R_{1,2}$ ) has to flow in the resistors ( $R_1$  and  $R_2$ ). The startup circuit shown in Fig. 3 ensures that additional current is continuously provided to the diodes and the resistors until the bandgap circuit reaches the proper operating point.

In particular, if the current in  $Q_1$  is zero, the current in  $Q_{S1}$  is zero as well, and the p-channel current sources ( $M_{S2}$  and  $M_{S3}$ ) are off. The gate of  $M_{S1}$  is pulled down to ground, thus injecting a significant current into  $Q_1$  and  $R_1$ . At the end of the startup phase, when the circuit reaches the normal operating conditions, the current in  $M_{S3}$  and the value of  $R_S$  used ( $R_S > 2R_1$ ) bring the gate of  $M_{S1}$  close to  $V_{DD}$ , thus turning off the startup circuit. Observe that a weak startup current in the operational amplifier can be a source of a significant systematic offset, which could lead the bandgap to a metastable operating point. Fortunately, this is not the case in the circuit used, because we control the operational amplifier with the same reference current used in the bandgap (through  $Q_1$  and  $V_D$ ). Consequently, we achieve an exact tracking of currents in the input differential stage and in the current sources, nulling the systematic offset even during the startup phase.

#### V. CURVATURE COMPENSATION

The simple bandgap circuit in Fig. 1 compensates for the temperature dependences of the output voltage at the first order only. In fact, the  $V_{BE}$  voltage of a BJT does not change linearly with




Fig. 3. Schematic of the startup circuit.

the temperature but, according to the relationship proposed in [2], it is given by

$$V_{BE}(T) = V_{BG} - (V_{BG} - V_{BE0}) \frac{T}{T_0} - (\eta - \alpha) V_T \ln \frac{T}{T_0} \quad (6)$$

where  $\eta$  depends on the bipolar structure and is around 4, while  $\alpha$  is equals 1 if the current in the BJT is PTAT and goes to 0 when the current is temperature independent. The simple bandgap architecture shown in Fig. 1 corrects the first term in (6) only, thus leading to a second-order temperature dependence.

Various approaches to compensate for the nonlinear term have been proposed [3]–[7]. The solution proposed in [3] can be simply implemented in our circuit. The basic idea is to correct the nonlinear term by a proper combination of the  $V_{BE}$  across a junction with a temperature-independent current ( $\alpha = 0$ ) and the  $V_{BE}$  across a junction with a PTAT current ( $\alpha = 1$ ). By inspection of the circuit in Fig. 1, we observe that the current in the bipolar transistors ( $Q_1$  and  $Q_2$ ) is PTAT ( $\alpha = 1$ ), while the current in the p-channel MOS transistors is at first-order temperature independent. Therefore, if we mirror the current flowing in p-channel MOS transistors (with  $M_{12}$ ) and we inject it into a diode connected bipolar transistor ( $Q_3$ ), as shown in Fig. 4, across  $Q_3$  we produce a  $V_{BE}$  with a  $\alpha \cong 0$ . Using (6), the  $V_{BE}$  of bipolar transistors  $Q_3$  and  $Q_{1,2}$  can be expressed as

$$V_{BE,Q_3}(T) = V_{BG} - (V_{BG} - V_{BE0}) \frac{T}{T_0} - \eta V_T \ln \frac{T}{T_0} \quad (7)$$

and

$$V_{BE,Q_{1,2}}(T) = V_{BG} - (V_{BG} - V_{BE0}) \frac{T}{T_0} - (\eta - 1) V_T \ln \frac{T}{T_0} \quad (8)$$

respectively. The difference between  $V_{BE,Q_3}(T)$  and  $V_{BE,Q_{1,2}}(T)$  leads to a voltage proportional to the nonlinear term of (6), given by

$$V_{NL} \cong V_{BE,Q_3}(T) - V_{BE,Q_{1,2}}(T) = V_T \ln \frac{T}{T_0}. \quad (9)$$

Curvature compensation can now be achieved by subtracting from both  $I_1$  and  $I_2$  a current proportional to  $V_{NL}$ . In the com-




Fig. 4. Schematic of the proposed bandgap circuit with curvature compensation.




Fig. 5. Schematic of the programmable resistive network.

plete bandgap circuit shown in Fig. 4, this is obtained by introducing resistors  $R_4$  and  $R_5$  (nominally equal), which drain from  $M_1$  and  $M_2$  the required current ( $I_{NL}$ ), thus leading to

$$\begin{aligned} V_{out} &= V_T \left( \frac{R_3 \ln(N)}{R_0} \right) + V_{BE} \left( \frac{R_3}{R_1} \right) + V_{NL} \left( \frac{R_3}{R_{4,5}} \right) \\ &= \frac{R_3}{R_1} \left( \frac{R_1 \ln(N)}{R_0} V_T + V_{BE} + \frac{R_1}{R_{4,5}} V_{NL} \right). \quad (10) \end{aligned}$$

The value of  $R_4$  and  $R_5$  which leads to the proper curvature correction, derived by comparing (8) and (10), is given by

$$R_{4,5} = \frac{R_1}{\eta - 1}. \quad (11)$$

The proposed implementation of the curvature compensation principle requires an additional current mirror and two resistors only. However, it is more effective than the solution presented in [3] and much less complex than other architectures [4]–[7], which use operational amplifiers or switched capacitor structures.

## VI. EXPERIMENTAL RESULTS

The proposed circuit was integrated using a 0.8- $\mu$ m BiCMOS technology. Since we were not sure of the simulation accuracy and the variations with the process of the temperature effects, we designed resistors  $R_0$ ,  $R_4$  and  $R_5$  using the resistive network




Fig. 6. Micrograph of the chip including two versions of the proposed bandgap circuit (with and without curvature correction).

shown in Fig. 5, to allow trimming of the linear and logarithmic compensation coefficients.

In this circuit, a fixed term  $R_i$  is connected in series with an array of resistors whose value is a multiple of a given value  $R_C$  ( $R_i = 12 \text{ k}\Omega$ ,  $R_C = 2 \text{ k}\Omega$  for resistor  $R_0$  and  $R_i = 30 \text{ k}\Omega$ ,  $R_C = 4 \text{ k}\Omega$  for resistor  $R_{4,5}$ ). The eight terminals of the network are connected to external pins. With suitable external connections it is, therefore, possible to increase the value of  $R_i$  by 30% with steps of 1%. Since we use the same material for the fixed resistor and the programmable array, the resulting temperature coefficient is unchanged. With this resistive network, we could experimentally determine the optimum value of  $R_0$  and  $R_{4,5}$ . Actually, experimental result performed on ten samples coming from the same wafer have shown that the optimal values of the resistances correspond to the values obtained in simulation ( $R_0 = 13.5 \text{ k}\Omega$  and  $R_{4,5} = 32.25 \text{ k}\Omega$ ). The measurements reported in this section show the typical performances of the circuit. The spread among the samples is indeed negligible.

Fig. 6 shows the micrograph of the chip containing two versions of the proposed bandgap circuit, with and without curvature compensation. Obviously, the curvature compensated version has the 24 additional pins required for resistor trimming. The total chip area including pads is 3 mm<sup>2</sup>. The values of the resistances and the transistor dimensions used, determined with extensive simulations of the circuit, are summarized in Table II.

Fig. 7 shows the typical measured output voltage of the proposed bandgap circuit as a function of temperature with and without curvature compensation. We observe that a variation of 800  $\mu$ V in the temperature range from 0 °C to 80 °C is reduced by the curvature compensation to approximately 300  $\mu$ V. Actually, the temperature dependence could be further reduced by placing the maximum of the  $V_{ref}-T$  curve in the middle of the temperature range by means of a more accurate adjustment of the linear correction term (resistor  $R_0$ ). Fig. 7 demonstrates the effectiveness of the proposed curvature correction

TABLE II  
RESISTANCE VALUES AND TRANSISTOR DIMENSIONS USED IN THE PROPOSED BANDGAP CIRCUIT

<i>Component</i>	<i>Parameter</i>
$Q_1, Q_3, Q_{S1}$	Normalized Area = 1
$Q_2$	Normalized Area = 24
$M_1, M_2, M_3, M_{10}, M_{11}, M_{12}$	$W = 1000 \mu m, L = 10 \mu m$
$M_{S2}, M_{S3}$	$W = 350 \mu m, L = 4 \mu m$
$M_{S1}$	$W = 80 \mu m, L = 0.8 \mu m$
$M_4, M_5$	$W = 510 \mu m, L = 4 \mu m$
$M_6, M_7, M_8, M_9$	$W = 100 \mu m, L = 2 \mu m$
$R_0$	$12 + 14 k\Omega$ (Nominal $13.5 k\Omega$ )
$R_1, R_2$	$80 k\Omega$
$R_3$	$35 k\Omega$
$R_4, R_5$	$30 + 34 k\Omega$ (Nominal $32.25 k\Omega$ )

TABLE III  
PERFORMANCE SUMMARY OF THE PROPOSED BANDGAP CIRCUIT

<i>Parameter</i>	<i>Value</i>
Power Supply Voltage	1 V
Technology	$0.8 \mu m$ BiCMOS
Bandgap Cell Area	
Without Curvature Compensation	$0.20 mm^2$
With Curvature Compensation	$0.25 mm^2$
Power Consumption @ $T = 25^\circ C$	$92 \mu W$
Reference Voltage @ $T = 25^\circ C$	$536 mV$
Temperature Variation ( $0^\circ C \leq T \leq 80^\circ C$ )	
Without Curvature Compensation	$800 \mu V \rightarrow 20 ppm / K$
With Curvature Compensation	$300 \mu V \rightarrow 7.5 ppm / K$
Dependence on the Supply Voltage	$114 \mu V / V \rightarrow 212 ppm / V$




Fig. 7. Measured bandgap voltage as a function of temperature with and without curvature compensation.

technique, since the nonlinear term of the temperature dependence is strongly attenuated.




Fig. 8. Measured bandgap voltage as a function of the power supply voltage.

The generated bandgap voltage as a function of the used supply voltage is shown in Fig. 8. The circuit operates properly with supply voltages higher than 0.95 V and achieves a dependence on the supply voltage as low as 212 ppm/V. The most significant performances of the circuit are summarized in Table III. The total current consumption of the circuit at room temperature is 92  $\mu A$ .

## VII. CONCLUSION

This paper presented a BiCMOS bandgap reference circuit which produces an output voltage of 0.54 V, starting from a supply voltage as low as 1 V. The circuit operates in the current domain and includes a nonconventional operational amplifier with virtually zero systematic offset. Accurate compensation of the output voltage temperature dependence is obtained with a simple but very effective implementation of the curvature correction technique. The circuit can be directly implemented also in a purely CMOS technology with a degradation of minimum power supply voltage due to the additional headroom required to design a CMOS operational amplifier. The proposed bandgap reference circuit, fabricated in a 0.8- $\mu\text{m}$  BiCMOS technology, achieves a temperature coefficient of 7.5 ppm/K and dependence on the supply voltage of 212 ppm/V, with a power consumption of only 92  $\mu\text{W}$  at room temperature.

## REFERENCES

- [1] H. Banba, H. Shiga, A. Umezawa, T. Miyabata, T. Tanzawa, S. Atsumi, and K. Sakui, "A CMOS bandgap reference circuit with sub-1-V operation," *IEEE J. Solid-State Circuits*, vol. 34, pp. 670–674, May 1999.
- [2] Y. Tsividis, "Accurate analyzes of temperature effects in  $I_c$ - $V_{bc}$  characteristics with application to bandgap reference sources," *IEEE J. Solid-State Circuits*, vol. 15, pp. 1076–1084, Dec. 1980.
- [3] M. Gunawan, G. Meijer, J. Fonderie, and H. Huijsing, "A curvature-corrected low-voltage bandgap reference," *IEEE J. Solid-State Circuits*, vol. 28, pp. 667–670, June 1993.
- [4] G. A. Rincon-Mora and P. E. Allen, "1.1-V current-mode and piecewise-linear curvature-corrected bandgap reference," *IEEE J. Solid-State Circuits*, vol. 33, pp. 1551–1554, Oct. 1998.
- [5] I. Lee, G. Kim, and W. Kim, "Exponential curvature-compensated BiCMOS bandgap references," *IEEE J. Solid-State Circuits*, vol. 29, pp. 1396–1403, Nov. 1994.
- [6] S. Lin and C. Salama, "A  $V_{bc}(T)$  model with application to bandgap reference design," *IEEE J. Solid-State Circuits*, vol. 20, pp. 1283–1285, Dec. 1985.
- [7] B. S. Song and P. R. Gray, "A precision curvature-compensated CMOS bandgap reference," *IEEE J. Solid-State Circuits*, vol. 18, pp. 634–643, Dec. 1983.



Piero Malcovati

**Piero Malcovati** was born in Milano, Italy, in 1968. He received the Laurea degree (*summa cum laude*) in electronic engineering from the University of Pavia, Italy, in 1991. In the same year, he received a one-year grant from SGS-Thomson, Italy. He received the Ph.D. degree in electrical engineering from ETH Zurich, Switzerland in 1996.

Since 1996, he has been an Assistant Professor with the Integrated Microsystem Laboratory, University of Pavia. His research activities are focused on microsensor interfaces and high-performance



**Franco Maloberti** (A'84–SM'87–F'96) received the Laurea degree in physics (summa cum laude) from the University of Parma, Parma, Italy, in 1968 and the Dr. Honoris Causa degree in electronics from the Instituto Nacional de Astrofisica, Optica y Electronica (Inaoe), Puebla, Mexico, in 1996.

In 1993, he was a Visiting Professor at ETH-PEL, Zurich. He is Professor of microelectronics and Head of the Micro Integrated Systems Group, University of Pavia, Italy, on leave of absence. He is currently the TI/J. Kilby Chair Professor at Texas A&M University, College Station. His professional expertise is in the design, analysis, and characterization of integrated circuits and analog digital applications, mainly in the areas of switched capacitor circuits, data converters, interfaces for telecommunication and sensor systems, and CAD for analog and mixed A–D design. He has written more than 230 published papers and two books and holds 15 patents. He has been responsible at both technical and management levels for many research programs including ten ESPRIT projects and has served the European Commission as ESPRIT Projects' Evaluator, Reviewer and as European Union expert in many European Initiatives. He served the Academy of Finland on the assessment of electronic research in academic institutions and on the research programs' evaluations. He is the President-Elect of the IEEE Sensor Council, and is on the Editorial Board of *Analog Integrated Circuits and Signal Processing*.

Dr. Maloberti was a 1992 recipient of the XII Pedriali Prize for his technical and scientific contributions to national industrial production. He was co-recipient of the 1996 Institute of Electrical Engineers (U.K.) Fleming Premium for the paper "CMOS triode transistor transconductor for high-frequency continuous time filters." He received the 1999 IEEE CAS Society Meritorious Service Award, the 2000 CAS Society Golden Jubilee Medal, and the IEEE Millennium Medal. He was Vice-President, Region 8, of the IEEE Circuit and Systems Society from 1995 to 1997 and an Associate Editor of *IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS—II*. He is a member of the Italian Electrotechnical and Electronic Society (AEI).



**Carlo Fiocchi** was born in Pavia, Italy, in 1965. He received the degrees in electronics from the University of Pavia in 1991.

From 1992 to 1998, he was with Italtel, involved in the design of clock recovery systems and fast high-SFDR track-and-hold. In 1998, he joined Mikron AG, Pavia. His main field of interest is in fuel gauge applications. He holds three patents.



**Marcello Pruzzi** was born in Broni (PV), Italy, in 1972. He received the engineering degree in microelectronics from the University of Pavia, Italy, in 1998 with a work on a high-precision voltage reference.

He is currently with Mikron AG, Pavia, as an Analog IC Designer, where he is mainly involved in battery fuel-gauge management circuit design.