

SPECIFICATION FOR LCD Module KD030FM-1

MODULE:	KD030FM-1
CUSTOMER:	

REV	DESCRIPTION	DATE
1.0	FIRST ISSUE	2015.04.10
1.1	SECOND ISSUE	2015.12.21

STARTEK	INITIAL	DATE
PREPARED BY		
CHECKED BY		
APPROVED BY		

CUSTOMER	INITIAL	DATE
APPROVED BY		

Part. No	KD030FM-1	REV	V1.1		Page 1 of 27	
	当 夕 庆 方	V. #II /H- ·	化	七柱.1. 旦.		



Revision History

Date	Rev. No.	Page	Summary
2015.04.10	V1.0	ALL	FIRST ISSUE
2015.12.21	V1.1	3	Directory to sort out

Part. No	KD030FM-1	REV	V1.1		Page 2 of 27
常备库存		长期供	货	支持小量	品种齐全

Standing Stock

Long Time supply

NO MOQ

In Full Range



Contents

General Description	4
1. Block Diagram	5
2. Outline dimension	6
3. Input Terminal Pin Assignment	7
4. LCD Optical Characteristics	9
5. Electrical Characteristics	12
6. AC Characteristic	14
7. LCD Module Out-Going Quality Level	19
8. Reliability Test Result	25
9. Cautions and Handling Precautions	26
10. Packing	27

Part. No	KD030FM-1	REV	V1.1	Page 3 o	f 27
	営 备 库 存		货		齐 全



General Description

* Description

This is a color active matrix TFT (Thin Film Transistor) LCD (liquid crystal display) that uses amorphous silicon TFT as a switching device. This model is composed of a Transmissive type TFT-LCD Panel, driver circuit, back-light unit. The resolution of a 3.0'TFT-LCD contains 240x400 pixels, and can display up to 262K colors.

* Features

-Low Input Voltage: 3.3V(TYP)

-Display Colors of TFT LCD: 65K/262K Colors

Interface: 8/9/16/18Bit MCU Interface

3/4SPI+16/18Bit RGB Interface


3-IIIIE/4-IIIIE SEIIdi IIIIEIIdGE						
General Information	Specification	Unit	Note			
Items	Main Panel	Offic	14016			
Display area(AA)	39.24(H)*65.40(V) (3.0inch)	mm	-			
Driver element	TFT active matrix	-	-			
Display colors	65K/262K	colors	-			
Number of pixels	240(RGB)*400	dots	-			
Pixel arrangement	RGB vertical stripe	-	-			
Pixel pitch	0.1635(H)*0.1635(V)	mm	-			
Viewing angle	ALL	o'clock	-			
Controller IC	ILI9327	-	-			
Display mode	Transmissive/ Normally Black	-	-			
Operating temperature	-20~+70	°C	-			
Storage temperature	-30~+80	$^{\circ}$	-			

* Mechanical Information

	ltem	Min.	Тур.	Max.	Unit	Note
Madula	Horizontal(H)		45.04		mm	-
Module size	Vertical(V)		77.00		mm	-
3120	Depth(D)		2.60		mm	-
	Weight		TBD		g	-


Part. No	KD030FM-1	REV	V1.1		Page 4 of 27	
	常备库存 长期供货		货	支持小量	品种齐全	
	Standing Stock	Long Time s	unnly	NO MOO	In Full Range	

1. Block Diagram



Part. No	KD030FM-1	REV	V1.1		Page 5 of 27
	常备库存	长期供	货	支持小量	品 种 齐 全

2. Outline dimension



Part. No	KD030FM-1	REV	V1.1		Page 6 of 27	
	常备库存	长期供	货	支持小量	品种齐全	
	Standing Stock	Long Time s	supply	NO MOQ	In Full Range	



3. Input terminal Pin Assignment

NO.	SYMBOL	Description	
1	IM0		I
2	M1	Interface selecting signal.	I
3	IM2		I
4	RESET	This signal low will reset the device and must be applied to properly initialize the chip. Signal is low active	I
5	VSYNC	Vertical sync. Signal in DPI interface mode. In MDDI operation, VSYNC is assigned for the sub-display interface output (S_CS) In MDDI mode, this is an output pin, If it's not u sed; please let this pin as open. In other mode, this is an input pin, If it's not used; please fix this pin as GND.	I
6	HSYNC	Horizontal sync. signal in DPI interface mode. In MDDI operation, VSYNC is assigned for the sub-display interface output (S_RS) In MDDI mode, this is an output pin, If it's not used; please let this pin as open. In other mode, this is an input pin, If it's not used; please fix this pin as GND.	_
7	PCLK	Pixel clock signal in DPI interface mode. If not used, please fix this pin at GND level.	I
8	DE	Data enable signal in DPI interface mode. In MDDI operation, VSYNC is assigned for the sub-display interface output (S_WR) In MDDI mode, this is an output pin, If it's not used; please let this pin as open. In other mode, this is an input pin, If it's not used; please fix this pin as GND.	I
9-26	DB17-DB0	These pins are data bus. In MDDI operation, DB[17:9]/S_DB[8:0] can be assigned for the su b-display interface output. In MDDI mode, these pins are output, If they are not used; please let these pins as open. In other mode, these pins are input, If they are not used; please fix these pins as GND.	I/O
27	SDO	Serial data output pin and used for the DBI type C mode.	0
28	DIN	Serial data input pin and used for the DBI type C mode. If not used, please connect this pin to ground.	I

Part. No	KD030FM-1	REV	V1.1		Page 7 of 27	
	常备库存	长期供	货	支持小量	品种齐全	
	Standing Stock	Long Time s	supply	NO MOQ	In Full Range	



-			
29	RD	Read control pin for the DBI interface.	
29	IND	If not used, please connect this pin to VCC.	'
		Write control pin for the DBI interface.	
30	WR(SCL)	When the DBI type C is selected, this pin is used as serial clock pin.	I
		If not used, please connect this pin to VCC.	
		Display data / Command selection pin	
31	RS	D/CX='1': Display data.	
		D/CX='0': Command data.	
		If not used, please fix this pin at GND level.	
32	cs	Chip select input pin ("Low" enable).	
		When it is not used, please fix this pin at VCC.	
33	VCC	Power supply voltage (VCI=2.5V-3.3V).	Р
34	VCC	Fower supply voltage (vol=2.3v-3.3v).	Р
35	GND	Ground.	Р
36	GND	- Ground.	Р
37	LEDK4	LED Cathode 4.	Р
38	LEDK3	LED Cathode 3.	Р
39	LEDK2	LED Cathode 2.	Р
40	LEDK1	LED Cathode 1.	Р
41	LEDA	LED Anode.	Р
42	XR(NC)	Touch panel Right Glass Terminal	A/D
43	YD(NC)	Touch panel Bottom Film Terminal	A/D
44	XL(NC)	Touch panel LIFT Glass Terminal	A/D
45	YU(NC)	Touch panel Top Film Terminal	A/D

Part. No	KD030FM-1	REV	V1.1		Page 8 of 27	
	告 夕 庆 方	上 間 併 ′	华	古娃小島	旦 劫 文 今	



4. LCD Optical Characteristics

4.1 Optical specification

Down was about	Complete		Values		1126	Natas
Parameter	Symbol	Min	Тур	Max	Unit	Notes
*1) Threshold Valtage	Vsat	3.7	3.8	3.9	V	F:- 2
*1) Threshold Voltage	Vth	1.9	2.0	2.1	V	Fig.2
*1) Transmittance	T(%)	3.86	4.40	-	%	Fig.1
*1) Contrast Ratio	C/R	400	500	-		
*1) Response Time	Tr+Tf	-	35	50	msec	Fig.3
	Rx	0.640	0.660	0.680		
	Ry	0.297	0.317	0.337		
	Gx	0.240	0.260	0.280		
*2) CIE Color Coordinate	Gy	0.555	0.575	0.595		
-7 CIE Color Coordinate	Bx	0.121	0.141	0.161		
	Ву	0.055	0.075	0.095		
	Wx	0.275	0.295	0.315		
	Wy	0.297	0.317	0.337		
	Θl	-	80	-		
*1) Viewing Angla	⊖r	-	80	-	Dograc	C/R>10
*1) Viewing Angle	⊖u	-	80	-	Degree	Fig.4
	⊝d	-	80	-		

4.2 Measuring Condition

■ Measuring surrounding: dark room

■ Ambient temperature: 25±2°C

■ 15min. warm-up time.

Part. No	KD030FM-1	REV	V1.1		Page 9 of 27	
	常备库存	长期供	货	支持小量	品种齐全	
	Standing Stock	Long Time s	supply	NO MOQ	In Full Range	

4.3 Measuring Equipment

■ FPM520 of Westar Display technologies, INC., which utilized SR-3 for Chromaticity and BM-5A for other optical characteristics.

FIG. 1 Optical Characteristic Measurement Equipment and Method

Pritchard 880 System

[Test Equipment Set Up]





FIG. 2 The definition of Vth and Vsat



	Part. No	KD030FM-1	REV	V1.1		Page 10 of 27	
-		常备库存	长期供	货	支持小量	品种齐全	
		Standing Stock	Long Time s	supply	NO MOQ	In Full Range	

FIG. 4 The definition of viewing angle

<dimension of viewing angle range>






FIG. 5 Response Time Measurement Equipment and Method

DMS 803 System





<Transmissive Mode>

Part. No	KD030FM-1	REV	V1.1		Page 11 of 27	
常备库存		长期供	货	支持小量	品种齐全	
	Standing Stock	Long Time s	supply	NO MOQ	In Full Range	



5. Electrical Characteristics

5.1 Absolute Maximum Rating (Ta=25 VSS=0V)

Characteristics	Symbol	Min.	Max.	Unit
Digital Supply Voltage	VDD	-0.3	4.6	V
Digital interface supple Voltage	VDDIO	-0.3	4.6	V
Operating temperature	T _{OP}	-20	+70	$^{\circ}$
Storage temperature	T _{ST}	-30	+80	$^{\circ}$ C

5.2 DC Electrical Characteristics

Characteristics	Symbol	Min.	Тур.	Max.	Unit	Note
Digital Supply Voltage	VDD	2.4	33	4.2	V	
Digital interface supple Voltage	VDDIO	1.65	3.3	4.2	V	
Normal mode Current consumption	IDD		8		mA	
Lovel input veltage	V _{IH}	0.7VDDIO		VDDIO	V	
Level input voltage	V _{IL}	GND		0.3VDDIO	V	
Lovel output voltage	V _{OH}	0.8VDDIO		VDDIO	V	
Level output voltage	V _{OL}	GND		0.2VDDIO	V	

5.3 LED Backlight Characteristics

The back-light system is edge-lighting type with 4 chips White LED

Item	Symbol	Min.	Тур.	Max.	Unit	Note
Forward Current	I _F	60	80		mA	
Forward Voltage	V _F		3.2		V	
LCM Luminance	L _V	-1	450		cd/m2	I _F =80mA

Part. No	KD030FM-1	REV	V1.1		Page 12 of 27	
	堂 各 库 存		华	古挂小昰	品 种 玄 仝	

Standing Stock

Long Time supply

支持小量 NO MOQ 品种齐全 In Full Range




LED life time	Hr	50000	 	Hour	Note1,2
Uniformity	AVg	80	 	%	

Note (1) LED life time (Hr) can be defined as the time in which it continues to operate under the condition:

Ta=25±3 °C, typical IL value indicated in the above table until the brightness becomes less than 50%.

Note (2) The "LED life time" is defined as the module brightness decrease to 50% original brightness at Ta=25℃ and IL=80mA. The LED lifetime could be decreased if operating IL is larger than 80mA. The constant current driving method is suggested.




LED CIRCUIT DIAGRAM:

Part. No	KD030FM-1	REV	V1.1		Page 13 of 27	
	常备库存		货	支持小量	品种齐全	

6. AC Characteristic

6.1. Display Parallel Interface Timing Characteristics: 18/16/9/8-bit bus




Signal	Symbol	Parameter	min	max	Unit	Description
D/CX	tast	Address setup time	0	-	ns	
DICX	taht	Address hold time (Write/Read)	10	-	ns	
	tchw	CSX "H" Pulse Width	0	-	ns	
	tcs	Chip Select setup time (Write)	20	-	ns	
CSX	trcs	Chip Select setup time (Read ID)	45	-	ns	
	trcsfm	Chip Select setup time (Read FM)	355	-	ns	
	tcsf	Chip Select Wait time (Write/Read)	10	-	ns	
	twc	Write cycle	80	-	ns	
WRX	twrh	Write Control pulse H duration	25	-	ns	
	twrl	Write Control pulse L duration	25	-	ns	
	trc	Read cycle (ID)	160	-	ns	
RDX (ID)	trdh	Read Control pulse H duration (ID)	90	-	ns	
	trdl	Read Control pulse L duration (ID)	45	-	ns	
	trcfm	Read cycle (FM)	450	-	ns	
RDX (FM)	trdhfm	Read Control pulse H duration (FM)	90	-	ns	
	trdlfm	Read Control pulse L duration (FM)	355	-	ns	
DD[47.0]	tdst	Data setup time	10	-	ns	
DB[17:0], DB[15:0], DB[8:0],	tdht	Data hold time	10	-	ns	F
	trat	Read access time (ID)	-	40	ns	For maximum CL=30pF For minimum CL=8pF
DB[6:0], DB[7:0]	tratfm	Read access time (FM)	-	340	ns	1 of minimum CL-ope
<i>DD[1</i> .0]	todh	Output disable time	20	-	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VDD=2.5V to 3.0V, DGND=0V




CSX timings:

Part. No	KD030FM-1	REV	V1.1		Page 14 of 27	
常备库存		长期供	货	支持小量	品种齐全	
	Standing Stock	Long Time s	supply	NO MOQ	In Full Range	



Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Write to read or read to write timings:




Note: Logic high and low levels are specified as 30% and 70% of VDDI for Input signals.

Part. No	KD030FM-1	REV	V1.1		Page 15 of 27	
	常备库存	长 期 供 货		支持小量	品种齐全	
	Standing Stock	Long Time supply		NO MOQ	In Full Range	




6.2 DBI Type C (SPI) Interface Timing Characteristics




Signal	Symbol	Parameter	min	max	Unit	Description
	tcss	CSX-SCL time (Write)	15	-	ns	
	tcsh	CSX-SCL time (Write)	15	-	ns	
CSX	tcss	CSX-SCL time (Read)	60	-	ns	
	tcsh	CSX-SCL time (Read)	60	-	ns	
	tchw	CSX "H" pulse time	40	-	ns	
	tscycw	Serial clock cycle (Write)	60	-	ns	
	tshw	SCL "H" pulse width (Write)	15	-	ns	
	tslw	SCL "L" pulse width (Write)	15	-	ns	
	tscycr	Serial clock cycle (Read GRAM)	300	-	ns	
SCL	tshr	SCL "H" pulse width (Read GRAM)	110	-	ns	
	tslr	SCL "L" pulse width (Read GRAM)	110	-	ns	
	tscycr	Serial clock cycle (Read ID)	150	-	ns	
	tshr	SCL "H" pulse width (Read GRAM)	54	-	ns	
	tslr	SCL "L" pulse width (Read GRAM)	54	-	ns	
D/CX	tdcs	D/CX setup time	7	-	ns	
DICX	tdch	D/CX hold time	7	-	ns	
CDA	tacc	Access time	10	50	ns	For maximum CL=30pF
SDA (Input)	toh	Output disable time	15	50	ns	For minimum CL=8pF
(Input) (Output)	tsds	Data setup time	7	-		
(Output)	tsdh	Data hold time	7	-		

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VDD=2.5V to 3.0V, AGND=DGND=0V




Part. No	KD030FM-1	REV	V1.1		Page 16 of 27	
	常备库存		长期供货		品种齐全	
	Standing Stock	Long Time supply		NO MOQ	In Full Range	

6.3 DPI Interface Timing Characteristics



Signal	Symbol	Parameter	min	max	Unit	Description
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns	
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	tens	ENABLE setup time	15	-	ns	
ENABLE	t _{ENH}	ENABLE hold time	15	-	ns	
D[17:0]	tpos	Data setup time	15	-	ns	18/16-bit bus RGB
D[17.0]	t _{PDH}	Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level period	15	-	ns	
DOTCLK	tcycp	DOTCLK cycle time	100	-	ns	
	t _{rgbr} , t _{rgbf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	
VSYNC /	tsyncs	VSYNC/HSYNC setup time	15	-	ns]
HSYNC	tsynch	VSYNC/HSYNC hold time	15	-	ns	
ENABLE	t _{ENS}	ENABLE setup time	15	-	ns]
ENABLE	tenh	ENABLE hold time	15	-	ns	
D[17:0]	t _{POS}	Data setup time	15	-	ns	6-bit bus RGB
D[17:0] tPDH		Data hold time	15	-	ns	interface mode
	PWDH	DOTCLK high-level pulse period	15	-	ns	
DOTCLK	PWDL	DOTCLK low-level pulse period	15	-	ns	
DOTCLK	t _{CYCD}	DOTCLK cycle time	100	-	ns	
	t _{rabr} , t _{rabf}	DOTCLK,HSYNC,VSYNC rise/fall time	-	15	ns	

Note: Ta = -30 to 70 °C, VDDI=1.65V to 3.3V, VDD=2.5V to 3.0V, AGND=DGND=0V



Part. No	KD030FM-1	REV	V1.1		Page 17 of 27	
常备库存		长期供货		支持小量	品种齐全	
	Standing Stock	Long Time supply		NO MOQ	In Full Range	

6.4 Reset Timing Characteristics




Figure 7 Reset Timing

VDDI=1.65 to 3.3V, VDD=2.4 to 3.3V, AGND=DGND=0V, Ta=-30 \sim 70 $^{\circ}$ C

Related Pins	Symbol	Parameter	MIN	MAX	Unit
	TRW	Reset pulse duration	10	-	us
RESX	TOT	Reset cancel	12	5 (Note 1, 5)	ms
	TRT	Reset Calicel		120 (Note 1, 6, 7)	ms

Table 8 Reset Timing

Notes:

- 1. The reset cancel includes also required time for loading ID bytes, VCOM setting and other settings from NVM (or similar device) to registers. This loading is done every time when there is HW reset cancel time (tRT) within 5 ms after a rising edge of RESX.
 - 2. Spike due to an electrostatic discharge on RESX line does not cause irregular system reset according to the table below:

RESX Pulse	Action
Shorter than 5us	Reset Rejected
Longer than 9us	Reset
Between 5us and 9us	Reset starts

- 3. During the Resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out -mode. The display remains the blank state in Sleep In -mode.) and then return to Default condition for Hardware Reset.
 - 4. Spike Rejection also applies during a valid reset pulse as shown below:

Part. No	KD030FM-1	REV	V1.1		Page 18 of 27	
	常备库存 长期供货		货	支持小量	品种齐全	
	Standing Stock	Long Time s	supply	NO MOQ	In Full Range	

7. LCD Module Out-Going Quality Level

7.1 VISUAL & FUNCTION INSPECTION STANDARD

7.1.1 Inspection conditions

Inspection performed under the following conditions is recommended.


Temperature : 25±5℃

Humidity: 65%±10%RH


Viewing Angle: Normal viewing Angle.

Illumination: Single fluorescent lamp (300 to 700Lux)

Viewing distance:30-50cm



7.1.2 Definition



Zone A: Effective Viewing Area(Character or Digit can be seen)

Zone B: Viewing Area except Zone A

Zone C: Outside (Zone A+Zone B) which can not be seen after assembly by customer.)

Note:

As a general rule ,visual defects in Zone C can be ignored when it doesn't effect product function or appearance after assembly by customer.

Part. No	KD030FM-1	REV	V1.1		Page 19 of 27	
常备库存		长期供	长期供货		品种齐全	
	Standing Stock	Long Time s	supply	NO MOQ	In Full Range	



7.1.3 Sampling Plan

According to GB/T 2828-2003 ; , normal inspection, Class $\,$ II AQL:

Major defect	Minor defect		
0.65	1.5		

LCD: Liquid Crystal Display , TP: Touch Panel , LCM: Liquid Crystal Module

No	Items to be	Criteria	Classification of		
	inspected		defects		
		1) No display, Open or miss line			
1	Functional defects	2) Display abnormally, Short			
'	Functional defects	3) Backlight no lighting, abnormal lighting.			
		4) TP no function			
2	Missing	Missing component			
3	Outline dimension	Overall outline dimension beyond the drawi			
3	Outline dimension	is not allowed			
4	Color tone	Color unevenness, refer to limited sample			
_	Soldering	Good soldering , Peeling off is not allowed.	Minor		
5	appearance		IVIII IOI		
6	LCD/Polarizer/TP	Black/White spot/line, scratch, crack, etc.			

Part. No	KD030FM-1	REV	V1.1		Page 20 of 27
	常备库存	长期供	货	支持小量	品种齐全

Standing Stock

Long Time supply

文持小量 NO MOQ 品 种 齐 全 In Full Range



7.1.4 Criteria (Visual)

Number	Items	Criteria(mm)
1.0 LCD Crack/Broken	(1) The edge of LCD broken	
NOTE:		X Y Z
X: Length Y: Width		≤3.0mm
Z: Height L: Length of ITO, T: Height of LCD	(2)LCD corner broken	X Y Z ≤3.0mm ≤L ≤T
	(3) LCD crack	Crack Not allowed

Part. No	KD030FM-1	REV	V1.1		Page 21 of 27
	常备库存	长期供货		支持小量	品种 齐全
	Standing Stock	Long Time supply		NO MOQ	In Full Range



2.0	Spot defect	1 light dot (I CD)					,
2.0	Spot defect	① light dot (LCD/stain)	TF/FUIAIIZEI DI	ack/wille	spot,	iigiit dot, p	onnoie, dent,
			Ac	cep able	: Otv]
		Zone	A	В		С	
		Size (mm) Φ≤0.10					
			lgnor				
	V	0.10<Φ≤0.20	3(distance ≧	≧ 10mm)		Ignor	
	X	0.20<Φ≤0.25	2				
	Φ=(X+Y)/2	Φ>0.25	0				
	7 (70) 72	②Dim spot (LCD/	TP/Polarizer dir	n dot, ligh	nt leaka	age、dark	spot)
		Zone	Ac	ceptable	Qty		
		Size (mm)	Α	В		С	
		Ф≤0.1	Ignor	re			
		0.10<Φ≤0.20	3(distance ≧	≧ 10mm)		Ignoro	
		0.20<Φ≤0.30	2			Ignore	
		Ф > 0.30	0				
		③ Polarizer accide	ented spot				
		Zone	А	cceptable	Qty		
		Size (mm)	Α	В		С	
		Ф≤0.2	Igno	re			
		0.3<Φ≤0.5	2(distance	≧ 10mm)		Ignore	
		Ф>0.5	0				
	Line defect						
	(LCD/TP	VA (: =141- (: :)	1 am outle /	Acc	ceptable	e Qty	
	/Polarizer	Width(mm)	Length(mm	Α	В	С	
	black/white line, scratch,	Ф≤0.03	Igno e	Igno	re		
	stain)	0.03 <w≤0.05< td=""><td>L≤3.0</td><td>N≤</td><td>2</td><td>Ignore</td><td></td></w≤0.05<>	L≤3.0	N≤	2	Ignore	
		0.05 <w≤0.08< td=""><td>L≤2.0</td><td>N≤</td><td>2</td><td></td><td></td></w≤0.08<>	L≤2.0	N≤	2		
		0.08 <w< td=""><td>Defi</td><td>ne as spo</td><td>t defect</td><td>:</td><td></td></w<>	Defi	ne as spo	t defect	:	
							-

Part. No	KD030FM-1	REV	V1.1		Page 22 of 27
	常备库存		货	支持小量	品种齐全

Standing Stock

Long Time supply

NO MOQ

In Full Range



Т									1
						Acceptable Q)tv		
		Polarizer	Size (mm)	one	А	В	C		
	3.0	Bubble	Φ≤0.2		lar	nore			
			0.2<Φ≤0.4	1		e≧10 m)	1		
			0.4<Φ≤0.6			2	Ignore	!	
			0.6<Ф			0			
	4.0	SMT	According to IPC-A					on defect ar	nd missing
			TP bubble/		()	Aco	ceptable Q	ty]
			accidented	S	ze Φ(mm)	А	<u>.</u> В	С	-
			spot		Ф≤0.1	Igno	re		1
			Spot	0.1<Φ≤0.25		3 (dista	nce≧	Ignore	
				0.	25<Φ≤0.3	2		ignore	
					0.3<Ф	0			
			Assembly deflection	beyond the edge of backlight ≤0.15mm					
	5.0	TP Related	Newton Ring	NG		rea>1/3 TP a rea≤1/3 TP a			規律性
								似牛顿耳	/) *

Part. No	KD030FM-1	REV	V1.1		Page 23 of 27	
	常 备 库 存	长期供	货	支持小量	品种齐全	

Standing Stock

Long Time supply

支持小量 NO MOQ 品种齐全 In Full Range



TP corner	X	Y	Z	Y
broken			Z <lcd< td=""><td>X</td></lcd<>	X
X : length	X≤3.0mm	Y≤3.0mm	thicknes	Z
	*			
Z : neignt	Circuitry b	roken is no	t allowed.	
TP edge	X	Y	Z	X
			Z <lcd< td=""><td>Z</td></lcd<>	Z
	X≤6.0mm	Y≤2.0mm	thicknes	1
Z : height	* Circuitry b	oroken is no	ot allowed.	
	broken X: length Y: width Z: height TP edge broken X: length Y: width	broken X : length Y : width Z : height TP edge broken X : length Y : width Y : width Y : width Y : width Z : height	broken X: length Y: width Z: height TP edge broken X: length Y: width X: length Y: width Y: width Y: width Y: width Y: width Z: height	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$

Criteria (functional items)

a (Tarrottorial Itorrio)		
Number	Items	Criteria (mm)
1	No display	Not allowed
2	Missing segment	Not allowed
3	Short	Not allowed
4	Backlight no lighting	Not allowed
5	TP no function	Not allowed

Part. No	KD030FM-1	REV	V1.1		Page 24 of 27	
	当	V #0 44.	14.	七柱.小耳.	ㅁ 좌 → ㅅ	



8. Reliability Test Result

8.1 Condition

ltem	Condition		Test Result	Note
Low Temperature Operating Life test	-20℃, 96HR	3ea	pass	-
Thermal Humidity Operating Life test	70℃90%RH, 96HR		pass	-
Temperature Cycle ON/OFF test	-20°C ↔ 70°C, ON/OFF, 20CYC	3ea	pass	(1)
High Temperature Storage test	80℃, 96HR	3ea	pass	-
Low Temperature Storage test	−30°C, 96HR		pass	-
ESD test	150pF, 330Ω , ±6KV(Contact)/± 8KV(Air), 5 points/panel, 10 times/point	3ea	pass	
Thermal Shock Resistance	The sample should be allowed to stand the following 5 cycles of operation: TSTL for 30 minutes -> normal temperature for 5 minutes -> TSTH for 30 minutes -> normal temperature for 5 minutes, as one cycle, then taking it out and drying it at normal temperature, and allowing it stand for 24 hours		pass	
Box Drop Test	1 Corner 3 Edges 6 faces, 66cm(MEDIUM BOX)	1box	pass	-

Note (1) ON Time over 10 seconds, OFF Time under 10 seconds

Part. No	KD030FM-1	REV	V1.1		Page 25 of 27	
	常备库存		货	支持小量	品种齐全	

Standing Stock Long Time supply

支持小量 NO MOQ

In Full Range



9. Cautions and Handling Precautions

9.1 Handling and Operating the Module

- (1) When the module is assembled, it should be attached to the system firmly.
- Do not warp or twist the module during assembly work.
- (2) Protect the module from physical shock or any force. In addition to damage, this may cause improper operation or damage to the module and back-light unit.
- (3) Note that polarizer is very fragile and could be easily damaged. Do not press or scratch the surface.
- (4) Do not allow drops of water or chemicals to remain on the display surface.
- If you have the droplets for a long time, staining and discoloration may occur.
- (5) If the surface of the polarizer is dirty, clean it using some absorbent cotton or soft cloth.
- (6) The desirable cleaners are water, IPA (Isopropyl Alcohol) or Hexane.
- Do not use ketene type materials (ex. Acetone), Ethyl alcohol, Toluene, Ethyl acid or Methyl chloride. It might permanent damage to the polarizer due to chemical reaction.
- (7) If the liquid crystal material leaks from the panel, it should be kept away from the eyes or mouth. In case of contact with hands, legs, or clothes, it must be washed away thoroughly with soap.
- (8) Protect the module from static; it may cause damage to the CMOS ICs.
- (9) Use finger-stalls with soft gloves in order to keep display clean during the incoming inspection and assembly process.
- (10) Do not disassemble the module.
- (11) Protection film for polarizer on the module shall be slowly peeled off just before use so that the electrostatic charge can be minimized.
- (12) Pins of I/F connector shall not be touched directly with bare hands.
- (13) Do not connect, disconnect the module in the "Power ON" condition.
- (14) Power supply should always be turned on/off by the item 6.1 Power On Sequence &6.2 Power Off Sequence

9.2 Storage and Transportation.

- (1) Do not leave the panel in high temperature, and high humidity for a long time.
- It is highly recommended to store the module with temperature from 0 to 35 ℃ and relative humidity of less than 70%
- (2) Do not store the TFT-LCD module in direct sunlight.
- (3) The module shall be stored in a dark place. When storing the modules for a long time, be sure to adopt effective measures for protecting the modules from strong ultraviolet radiation, sunlight, or fluorescent light.
- (4) It is recommended that the modules should be stored under a condition where no condensation is allowed. Formation of dewdrops may cause an abnormal operation or a failure of the module.
- In particular, the greatest possible care should be taken to prevent any module from being operated where condensation has occurred inside.
- (5) This panel has its circuitry FPC on the bottom side and should be handled carefully in order not to be stressed.

	Part. No	KD030FM-1	REV	V1.1		Page 26 of 27	
_		常备库存	长期供	货	支持小量	品种齐全	
		Standing Stock Long Time supply		supply	NO MOQ	In Full Range	



10. Packing

Part. No	KD030FM-1	REV	V1.1		Page 27 of 27
	常备库存	长期供	货	支持小量	品种齐全
	Standing Stock	Long Time supply		NO MOQ	In Full Range