

Yi Sun

 ecesunyi@gmail.com |  yisun219.github.io | Junior Undergraduate Student

EDUCATION

South China University of Technology <i>School of Microelectronics</i>	2023.09 - Present Guangzhou, China
<ul style="list-style-type: none">GPA: 3.96/4.00 (2/96)English Proficiency: TOEFL: 101 (Reading: 28, Listening: 26, Speaking: 23, Writing: 24) CET-6 (College English Test Band 6), Score: 688 (Listening: 249, Reading: 248, Writing: 191)Relevant Courses: Verilog and FPGA Design - 99, Microcomputer System and Interfacing Technology - 95, Fundamentals of C++ programming - 98, Calculus - 100, Signals and Systems - 98, Linear Algebra - 95	

University of California, Berkeley <i>School of Electrical Engineering and Computer Science</i>	2026.01 - 2026.05 Berkeley, USA
-----------------------------------------------------------------------------------------------------------	------------------------------------

PUBLICATION

<p>◆ T-Trans DPD: TCN-Enhanced Transformer for Wideband Digital Predistortion of Power Amplifiers [ICTA2025 Supervised by Prof. Xiang Yi and Prof. Enyi Yao]</p>	(First Author)
----------------------------------------------------------------------------------------------------------------------------------------------------------------------	----------------

RESEARCH EXPERIENCE

<p>✿ High-Performance Heterogeneous ASIC Accelerator for Transformer Models Supervised by Prof. Tim CHENG and Prof. Chi-Ying TSUI</p>	2025.10 - Present
<ul style="list-style-type: none">Develop an ASIC accelerator featuring a heterogeneous multi-core architecture to boost the performance of Transformer modelsImplement a high-performance hardware solution for Transformers, leveraging heterogeneous cores to balance computation and memory access	
<p>✿ Generation and Optimization of Spatial Accelerators for Tensor Workloads Supervised by Prof. Jieru Zhao</p>	2025.09 - 2025.12
<ul style="list-style-type: none">Implement an Output Stationary (OS) Systolic Array using Verilog for high-performance computingDesign the on-chip architecture to execute General Matrix Multiplication (GEMM) followed by Sigmoid activation functions within a unified hardware pipelineInvestigate mapping strategy and optimized dataflow, resulting in improved data reuse and high hardware utilization	
<p>✿ TCN-Enhanced Transformer for Wideband Digital Predistortion of Power Amplifiers Supervised by Prof. Xiang Yi and Prof. Enyi Yao</p>	2025.03 - 2025.09
<ul style="list-style-type: none">Propose a novel neural network algorithm based on temporal convolutional networks and transformers for digital predistortion, specifically designed to be applicable to both digital power amplifiers (DPA) and analog power amplifiers (APA)Use the OpenDPD training framework to complete the digital pre-distortion algorithm and the training effects exceed the baseline models	
<p>✿ Millimeter Wave Reconfigurable Low Noise Amplifier Design on 65nm CMOS Process Supervised by Prof. Li Gao</p>	2024.11 - 2025.10
<ul style="list-style-type: none">Design of a millimeter-wave low-noise amplifier with band reconfigurable functions and good S-parameters, low power and low noise factor in TSMC 65nm CMOS processExplore novel reconfigurable inter-stage matching network and output matching network with low Q loss when making reconfigurable functionsDesign and simulation of tri-coupled transformer in matching networks	
<p>✿ Analog Front End Design for High-speed Serial Interface Receiver Supervised by Prof. Guangyin Feng</p>	2025.03 - 2025.08
<ul style="list-style-type: none">Design a 100Gb/s PAM-4 Analog Front End (AFE) in TSMC 65nm technology, integrating a first-stage CTLE and a two-stage VGA	

- Demonstrate 3-12dB peaking at the Nyquist frequency through post-layout simulation, ensuring signal integrity for high-speed transmission
- Extend system bandwidth by utilizing a transformer load in the first-stage VGA to introduce a new pole, achieving a low power envelope of 11mW

❖ Receiver Design Based on Kramers-Kronig Relation

2024.09 - 2024.11

Supervised by Prof. Guangyin Feng

- Conduct system-level modeling of a Kramers-Kronig receiver in MATLAB, reproducing the architecture of a synthesizer-free coherent receiver (Ref: ISSCC2024 12.2)
- Investigate mixed-signal phase reconstruction techniques and developed a compensation algorithm to mitigate phase signal distortion

CONTEST AWARDS

- 9th National Integrated Circuit Innovation and Entrepreneurship Competition National Final, Third Prize (2025)
- 9th National Integrated Circuit Innovation and Entrepreneurship Competition South China Regional, First Prize (2025)
- 16th National Undergraduate Mathematics Competition, First Prize (2024)
- Mathematical Contest in Modeling (MCM), Successful Participation (2025)
- Mathematical Contest in Modeling (MCM), Honorable Mention (2024)
- 14th APMCM Asia-Pacific Mathematical Contest in Modeling, Third Prize (2024)
- National Undergraduate Mathematical Modeling Competition Guangdong Division, Winning Prize (2024)

SKILLS

◆ Solid self-learning skills and motivation for continuous improvement:

-Additional Courses (online):

- MIT: 6.S191 Introduction to Deep Learning
- UC Berkeley: EE 140 Linear Integrated Circuits
 - CS 61C Great Ideas in Computer Architecture (Machine Structures)
 - EECS 151 Introduction to Digital Design and Integrated Circuits
- ISSCC, CICC, ESSERC: Tutorials (Slides & Video)

◆ Programming: Verilog, SystemVerilog, C/C++ Programming, Python, MATLAB

◆ Framework: PyTorch, Tensorflow

◆ IC and FPGA tools: Cadence Virtuoso, Cadence Innovus, Design Compiler, ModelSim, Vivado

◆ Others: Visio, OriginPro, PowerPoint, LaTeX, Zotero

STUDENT AWARDS & LEADERSHIP

National Scholarship

2023-2024, 2024-2025

10000 CNY/year (Awarded for Two Consecutive Years)

First-Class Scholarship

2023-2024, 2024-2025

30000 CNY/year (Awarded for Two Consecutive Years)

Outstanding Student Scholarship

2024-2025

30000 CNY/year

Holedfound Enterprise Scholarship

2024-2025

8000 CNY/year

Xiao Noodle Enterprise Scholarship

2023-2024

1000 CNY/year

President of the Student Union

2024.12 - 2025.12

Leadership

Head of the Student Union Sports Department

2024.12 - 2025.12

Leadership

Merit Student of South China University of Technology	2024.11
<i>Top student in the Microelectronic Science and Engineering, Class of 2023</i>	
Outstanding Student Union Cadre of South China University of Technology	2025.04
<i>Top student in the Microelectronic Science and Engineering, Class of 2023</i>	
First Place in School football Tournament	2025.04
<i>Team member</i>	
Second Place in School Basketball Tournament	2024.04
<i>Team member</i>	

LANGUAGES

- English (Fluent)
- Chinese (Native)