

# Yi Sun

✉ ecesunyi@gmail.com | 🌐 yisun219.github.io | Junior Undergraduate Student

## EDUCATION

### South China University of Technology

*School of Microelectronics*

2023.09 - Present

*Guangzhou, China*

- **GPA:** 3.96/4.00 (2/96)
- **English Proficiency:** TOEFL: 101 (Reading: 28, Listening: 26, Speaking: 23, Writing: 24)  
CET-6 (College English Test Band 6), Score: 688 (Listening: 249, Reading: 248, Writing: 191)
- **Relevant Courses:** Verilog and FPGA Design - 99, Microcomputer System and Interfacing Technology - 95, Fundamentals of C++ programming - 98, Calculus - 100, Signals and Systems - 98, Linear Algebra - 95

### University of California, Berkeley

*School of Electrical Engineering and Computer Science*

2026.01 - 2026.05

*Berkeley, USA*

## PUBLICATION

- ◆ T-Trans DPD: TCN-Enhanced Transformer for Wideband Digital Predistortion of Power Amplifiers (First Author)  
[ICTA2025 Supervised by Prof. Xiang Yi and Prof. Enyi Yao]

## RESEARCH EXPERIENCE

### ⚙️ High-Performance Heterogeneous ASIC Accelerator for Transformer Models

2025.10 - Present

*Supervised by Prof. Tim CHENG and Prof. Chi-Ying TSUI*

- Develop an ASIC accelerator featuring a heterogeneous multi-core architecture to boost the performance of Transformer models
- Implement a high-performance hardware solution for Transformers, leveraging heterogeneous cores to balance computation and memory access

### ⚙️ Generation and Optimization of Spatial Accelerators for Tensor Workloads

2025.09 - 2025.12

*Supervised by Prof. Jieru Zhao*

- Implement an Output Stationary (OS) Systolic Array using Verilog for high-performance computing
- Design the on-chip architecture to execute General Matrix Multiplication (GEMM) followed by Sigmoid activation functions within a unified hardware pipeline
- Investigate mapping strategy and optimized dataflow, resulting in improved data reuse and high hardware utilization

### ⚙️ TCN-Enhanced Transformer for Wideband Digital Predistortion of Power Amplifiers

2025.03 - 2025.09

*Supervised by Prof. Xiang Yi and Prof. Enyi Yao*

- Propose a novel neural network algorithm based on temporal convolutional networks and transformers for digital predistortion, specifically designed to be applicable to both digital power amplifiers (DPA) and analog power amplifiers (APA)
- Use the OpenDPD training framework to complete the digital pre-distortion algorithm and the training effects exceed the baseline models

### ⚙️ Millimeter Wave Reconfigurable Low Noise Amplifier Design on 65nm CMOS Process

2024.11 - 2025.10

*Supervised by Prof. Li Gao*

- Design of a millimeter-wave low-noise amplifier with band reconfigurable functions and good S-parameters, low power and low noise factor in TSMC 65nm CMOS process
- Explore novel reconfigurable inter-stage matching network and output matching network with low Q loss when making reconfigurable functions
- Design and simulation of tri-coupled transformer in matching networks

### ⚙️ Analog Front End Design for High-speed Serial Interface Receiver

2025.03 - 2025.08

*Supervised by Prof. Guangyin Feng*

- Design a 100Gb/s PAM-4 Analog Front End (AFE) in TSMC 65nm technology, integrating a first-stage CTLE and a two-stage VGA



|  |         |
|--|---------|
| <b>Merit Student of South China University of Technology</b><br><i>Top student in the Microelectronic Science and Engineering, Class of 2023</i>                   | 2024.11 |
| <b>Outstanding Student Union Cadre of South China University of Technology</b><br><i>Top student in the Microelectronic Science and Engineering, Class of 2023</i> | 2025.04 |
| <b>First Place in School football Tournament</b><br><i>Team member</i>   | 2025.04 |
| <b>Second Place in School Basketball Tournament</b><br><i>Team member</i>  | 2024.04 |

LANGUAGES

---

- English (Fluent)
- Chinese (Native)