# ELC 2137 Lab 0: Lab Title

Yiting Wang

October 9, 2020

# Summary

Type the summary of your experiment and results here.

# Q&A

- 1. List of errors found during simulation. What does this tell you about why we run simulations? When I ran the Simulation, Synthesis and Implementation, there isn't any errors only a warning. I do made some mistakes about my code.
  - After I ran the Simulation, I found the results is not match with my expected results table, so I found some mistakes about my code.
- 2. How many wires are connected to the 7-segment display? If the segments were not all connected together, how many wires would there have to be? Why do we prefer the current method vs. separating all of the segments?
  - How many wires are connected to the 7-segment display? 2. One input for num, and one output for sseg.
  - If the segments were not all connected together, how many wires would there have to be? 11. Why do we prefer the current method vs. separating all of the segments? because when we do some bigger project in the future, we will have more inputs and outputs, if we use the current method, it will help us to organize them easier.

## Results

Firgure 1 is the simulation waveform and ERT of  $mux2_4b$ .

Firgure 2 is the simulation waveform and ERT of  $sseg_decoder$ .

Firgure 3 is the simulation waveform and ERT of sseg1.

Firgure 1 is the block diagrams for half adder module.

Time (ns):	0	10	20	30   40	50	60	70	80	90	100	110	120	130
A1A0	00	00	00	00   01	10	10	00	00	00	00	01	10	10
B1B0	00	01	10	11 01	01	00	00	01	10	11	01	01	00
mode	0	0	0	$0 \mid 0$	0	0	1	1	1	1	1	1	1
c	0	0	0	0   0	0	0	0	1	1	1	0	0	0
s1	0	0	1	1 1	1	1	0	1	1	0	0	0	1
s0	0	1	0	$1 \mid 0$	1	0	0	1	0	1	0	1	0

Figure 3: the simulation waveform and ERT of two bit adder/subtractor

Figure 4: This is the block diagrams for half adder module.

## Code

my Verilog source file for the 4-bit Multiplexer.

## File Inclusion

Listing 1: 4-bit Multiplexer Verilog code

my Verilog source file for the 4-bit Multiplexer test.

Listing 2: 4-bit Multiplexer Test Benches Verilog code

```
'timescale 1ns / 1ps
  // Company: ELC 2137
// Engineer: Yiting Wang
// Create Date: 10/01/2020
  module mux2_4b_test();
   reg [3:0] in1_t, in0_t;
   reg sel_t;
   wire [3:0] out_t;
   mux2_4b dut(
      .in1(in1_t), .in0(in0_t), .sel(sel_t),
      .out(out_t)
  );
   initial begin
     in1_t = 4'b1111; in0_t = 4'b0000; sel_t = 0; #10;
      sel_t = 1; #10;
     in1_t = 4'b0100; in0_t = 4'b1101; sel_t = 0; #10;
     sel_t = 1; #10;
      $finish;
   end
endmodule//mux2_4b_test
```

my Verilog source file for the Seven-segment Decoder.

Listing 3: Seven-segment Decoder Verilog code

```
input [3:0] num,
    output reg [6:0] sseg
    );
always @*
    case(num)
        4'h0: sseg = 7'b1000000;
        4'h1: sseg = 7'b1111001;
        4'h2: sseg = 7'b0100100;
        4'h3: sseg = 7'b0110000;
        4'h4: sseg = 7'b0011001;
        4'h5: sseg = 7'b0010010;
        4'h6: sseg = 7'b0000010;
        4'h7: sseg = 7'b1111000;
        4'h8: sseg = 7'b0000000;
        4'h9: sseg = 7'b0011000;
        4'hA: sseg = 7'b0001000;
        4'hb: sseg = 7'b0000011;
        4'hC: sseg = 7'b1000110;
        4'hd: sseg = 7'b0100001;
        4'hE: sseg = 7'b0000110;
        4'hF: sseg = 7'b0001110;
        default: sseg = 7'b1111111;
    endcase
endmodule //sseg_decoder
```

my Verilog source file for the Seven-segment Decoder test.

Listing 4: Seven-segment Decoder Test Benches Verilog code

```
integer i;
initial begin//finsh is the second, so need begin
    for (i=0; i<=8'hF; i=i+1) begin
        num_t = i;
        #10;
    end
    $finish;
end
endmodule//sseg_decoder_test</pre>
```

my Verilog source file for the Top-level Module.

Listing 5: Top-level Module Verilog code

```
'timescale 1ns / 1ps
  // Company: ELC 2137
// Engineer: Yiting Wang
// Create Date: 10/01/2020
  module sseg1(
  input [3:0] A,
  input [3:0] B,
  input sel,
  output [1:0] seg_un,
  output dp,
  output [6:0] sseg,
  output seg_L,
  output seg_R
  );
  wire [3:0] out_num;
  mux2_4b dut0(
     .in1(A), .in0(B), .sel(sel),
     .out(out_num)
  );
  sseg_decoder dut1(
     .num(out_num),
     .sseg(sseg)
```

```
assign [1:0] seg_un = ;
assign dp,
assign seg_L = ~sel;
assign seg_R = sel;
endmodule
```

my Verilog source file for the Top-level Module test.

Listing 6: Top-level Module Test Benches Verilog code

```
'timescale 1ns / 1ps
  // Company: ELC 2137
// Engineer: Yiting Wang
// Create Date: 10/01/2020
  module sseg1_test();
   reg [15:0] sw;
   wire [1:0] seg_un_t;
   wire [6:0] sseg_t;
   wire dp_t, seg_L_t, seg_R_t;
   sseg1 dut(
   .A(sw[7:4]), .B(sw[3:0]), .sel(sw[15]),
   .seg_un(seg_un_t), .dp(dp_t), .sseg(sseg_t), .seg_L(seg_L_t), .seg_R(
     seg_R_t)
   );
   initial begin
      sw = 16'h0000; #10;
      // test case 1 for 0
      sw[7:0] = 7'b1000000;
      sw[15] = 1'b0; #10;
      sw[15] = 1'b1; #10;
      // test case 2 for 1
      sw[7:0] = 7'b1111001;
      sw[15] = 1'b0; #10;
      sw[15] = 1'b1; #10;
      // test case 3 for 2
      sw[7:0] = 7'b0100100;
```

```
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 4 for 3
sw[7:0] = 7'b0110000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 5 for 4
sw[7:0] = 7'b0011001;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 6 for 5
sw[7:0] = 7'b0010010;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 7 for 6
sw[7:0] = 7'b0000010;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 8 for 7
sw[7:0] = 7'b1111000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 9 for 8
sw[7:0] = 7'b0000000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 10 for 9
sw[7:0] = 7'b0011000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 11 for a
sw[7:0] = 7'b0001000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 12 for b
sw[7:0] = 7'b0000011;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 13 for c
sw[7:0] = 7'b1000110;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 14 for d
sw[7:0] = 7'b0100001;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 15 for e
sw[7:0] = 7'b0000110;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 16 for f
sw[7:0] = 7'b0001110;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
```

```
$finish;
end
endmodule
```

Listing 7: Two Bit Adder/Aubtractor Verilog code

```
'timescale 1ns / 1ps
  // Company: ELC 2137
// Engineer: Yiting Wang
// Create Date: 10/01/2020
  module sseg1_wrapper(
   input [15:0] sw,
   input clk,//do nothing with it but borad needs it to run
   output [3:0] an,
   output dp,
   output [6:0] seg
   );
   reg [15:0] sw;
   wire [3:0] an;
   wire dp;
   wire [6:0] seg;
   sseg1 my_sseg1(
      .A(sw[7:4]),
      .B(sw[3:0]),
      .sel(sw[15]),
      .seg_un(an[3:2]),
      .dp(dp),
      .sseg(seg),
      .seg_L(an[1]),
      .seg_R(an[0])
   );
   initial begin
      sw = 16'h0000; #10;
      // test case 1 for 0
      sw[7:0] = 7'b1000000;
      sw[15] = 1'b0; #10;
      sw[15] = 1'b1; #10;
      // test case 2 for 1
      sw[7:0] = 7'b1111001;
      sw[15] = 1'b0; #10;
```

```
sw[15] = 1'b1; #10;
// test case 3 for 2
sw[7:0] = 7'b0100100;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 4 for 3
sw[7:0] = 7'b0110000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 5 for 4
sw[7:0] = 7'b0011001;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 6 for 5
sw[7:0] = 7'b0010010;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 7 for 6
sw[7:0] = 7'b0000010;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 8 for 7
sw[7:0] = 7'b1111000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 9 for 8
sw[7:0] = 7'b0000000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 10 for 9
sw[7:0] = 7'b0011000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 11 for a
sw[7:0] = 7'b0001000;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 12 for b
sw[7:0] = 7'b0000011;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 13 for c
sw[7:0] = 7'b1000110;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 14 for d
sw[7:0] = 7'b0100001;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 15 for e
sw[7:0] = 7'b0000110;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
// test case 16 for f
```

```
sw[7:0] = 7'b0001110;
sw[15] = 1'b0; #10;
sw[15] = 1'b1; #10;
$finish;
end
endmodule
```