

# Paging: Translation Lookaside Buffer (TLB)

Dr Andrew Scott  
a.scott@lancaster.ac.uk

1

---

---

---

---

---

---

---

## Page Table in Registers vs. Memory

- Register based page tables
  - Fast but limited capacity
- Memory based page tables
  - Capacity only limited by memory
  - Slow access time... **Remember these also translated via table!**
- ‘Hybrid’: maintain cache of *Page* to *Frame* translations
  - **Translation Look-aside Buffer** (TLB)
  - Beware as each entry only valid for one process
    - Often *pin* or *wire-down* kernel entries to prevent these being flushed
      - Assumes kernel always visible
    - Generally have to flush entries when changing process

On x86: `invlpg` `virtAddr`

2

---

---

---


---

---

---

---

## Translation Look-aside Buffer (TLB)



3

---

---


---

---

---

---

---



4

---

---

---

---

---

---

---