

Faculty of Electrical and Computer Engineering Institute of Circuits and Systems

Circuit and System Design: CORDIC

Yixin Yuan

Matriculation number: 4975933

15th March 2024

Supervisor

Dr.-Ing. Sebastian Höppner

Supervising professor

Prof. Dr.-Ing. habil. Christian Mayr

Statement of authorship I hereby certify that I have authored this document entitled *Circuit and System Design: CORDIC* independently and without undue assistance from third parties. No other than the resources and references indicated in this document have been used. I have marked both literal and accordingly adopted quotations as such. There were no additional persons involved in the intellectual preparation of the present document. I am aware that violations of this declaration may lead to subsequent withdrawal of the academic degree. Dresden, 15th March 2024

Yixin Yuan

Contents

1.	Introduction	5
2.	Description of the algorithm 2.1. Algorithm 2.2. Example 2.3. Arithmetic 2.4. Memory for input and output 2.5. Value range and accuracy 2.6. Program Flowchart 2.7. limitations of the algorithm	6 6 7 8 8 9
3.	Theoretical preparation 3.1. Scheduling	12 12 13 13 13
4.	Implementation and Simulation 4.1. Datapath circuit diagram 4.2. The overall circuit 4.3. Test of the overall circuit 4.4. Circuit and layout synthesis of the entire circuit 4.4.1. Analysis and evaluation of constraints 4.4.2. kritischen Timingpfaden 4.4.3. power and area 4.4.4. simulation with delay	27 27 27
5.	Conclusion	30
Lis	st of Figures	30
Lis	et of Tables	31
Bik	oliography	32
A.	Source code A.1. Cordic C program	34 34

Contents

A.2.	Cordic FSM	34
A.3.	FSM testbench	36
A.4.	Cordic memory	36
A.5.	Cordic controllogic	36
A.6.	Cordic top testbench	42

1. Introduction

In the evolving landscape of digital signal processing, the implementation of efficient algorithms within application-specific integrated circuits (ASICs) has become a pivotal area of research and development. This paper presents the design and realization of an ASIC tailored for the CORDIC (Coordinate Rotation Digital Computer) algorithm, undertaken as a part of the "Circuit and System Design" module at TU Dresden. The CORDIC algorithm stands out due to its versatility in computing a wide array of mathematical functions, including trigonometric, logarithmic, and exponential functions, thereby serving as a fundamental building block in numerous digital signal processing (DSP) applications.

The design journey embarks within the CADENCE DESIGN FRAMEWORK 2 environment, a choice driven by its comprehensive suite of tools catering to intricate ASIC design processes. The selection of the CORDIC algorithm is motivated by its unique architecture that adeptly balances computational efficiency with hardware simplicity, making it an ideal candidate for ASIC implementation. Unlike conventional numerical algorithms that may not cater to the periodic nature of input and output data typical in DSP applications, the CORDIC algorithm inherently accommodates this periodicity, making it exceptionally suited for real-time signal processing tasks.

In Chapter 2, I will introduce what the CORDIC algorithm is, illustrate how the algorithm iterates with examples, explain the data formats used by the algorithm, its precision, and memory usage. In addition, I will discuss the limitations of the CORDIC algorithm.

In Chapter 3, I will delve into the process of algorithm design, including the data flow graph, the architecture of the data path, register transfer sequences, FSM (Finite State Machine) state graph, and state encoding.

In Chapter 4, I will explain how the Datapath is implemented and integrate the three circuit components—FSM, Control logic, and Datapath. And I will test the performance of both the FSM and the overall circuit.

This report primarily references the "Anleitung für das Praktikum Schaltkreis- und Systementwurf, Rechnergestützter Schaltkreisentwurf [1]" and the theoretical descriptions from Wikipedia [2]. All source code is placed in the appendix.

2. Description of the algorithm

2.1. Algorithm

The CORDIC (Coordinate Rotation Digital Computer) algorithm is a simple yet powerful technique to compute trigonometric functions, hyperbolic functions, multiplication, division, and square roots, among others, using only shift and add operations. Here's a step-by-step explanation of the CORDIC algorithm, focusing on its application to calculate the angle of a point in Cartesian coordinates:

- 1. **Initialization:** Initialize the vector (X_0, Y_0) that you want to rotate, where X_0 and Y_0 are the Cartesian coordinates of the point. Also, initialize the angle accumulator Z_0 to 0. The goal is to rotate this vector to the x-axis and determine the angle of rotation, which corresponds to the angle of the original point.
- 2. **Pre-calculation of Arctangent Values:** Pre-calculate and store $arctan(2^{-i})$ for i ranging from 0 to a predetermined number of iterations. These values are used in each iteration to adjust the rotation angle. The arctangent values are scaled appropriately to match the desired angle representation.

3. Iterative Rotation:

- 1) Determine the direction of rotation (d_i) based on the sign of Y_i . If Y_i is positive, rotate clockwise; otherwise, rotate counterclockwise.
- 2) Calculate the new values of X_{i+1} , Y_{i+1} , and Z_{i+1} using the following formulas:

$$X_{i+1} = X_i - d_i \cdot Y_i \cdot 2^{-i}$$

$$Y_{i+1} = Y_i + d_i \cdot X_i \cdot 2^{-i}$$

$$Z_{i+1} = Z_i - d_i \cdot arctan(2^{-i})$$
(2.1)

4. **Output:** The final value of *Z* represents the calculated angle. It can be converted to degrees or radians as needed and then used for further processing or displayed as the result.

2.2. Example

In the demonstration of the CORDIC algorithm, we consider an initial vector represented by the point (10,18) in Cartesian coordinates. The objective is to iteratively rotate this vector towards

the x-axis and compute the corresponding angle. The process unfolds over several iterations, with the first four detailed as follows:

Initial Configuration The vector is initialized with $X_0 = 10$ and $Y_0 = 18$, and the angle accumulator $Z_0 = 0$. The algorithm proceeds to rotate this vector by a series of predefined angles, aiming to align it with the x-axis.

Iteration 1 The rotation direction for the first iteration, denoted d_0 , is determined by the sign of Y_0 . Given $Y_0 > 0$, d_0 is set to -1, The vector components are updated as follows:

$$X_1 = X_0 - d_0 \cdot Y_0 \cdot 2^{-0} = 28,$$

 $Y_1 = Y_0 + d_0 \cdot X_0 \cdot 2^{-0} = 8,$
 $Z_1 = Z_0 - d_0 \cdot \arctan(2^{-0}) = 45^{\circ}.$

Iteration 2 Similarly, for the second iteration with $Y_1 > 0$, $d_1 = -1$. The updates are:

$$X_2 = X_1 - d_1 \cdot Y_1 \cdot 2^{-1} = 32,$$

 $Y_2 = Y_1 + d_1 \cdot X_1 \cdot 2^{-1} = -6,$
 $Z_2 = Z_1 - d_1 \cdot \arctan(2^{-1}) = 71.57^{\circ}.$

Iteration 3 For the third iteration, $Y_2 < 0$ leads to $d_2 = +1$, yielding:

$$X_3 = X_2 - d_2 \cdot Y_2 \cdot 2^{-2} = 34.5,$$

 $Y_3 = Y_2 + d_2 \cdot X_2 \cdot 2^{-2} = 2,$
 $Z_3 = Z_2 - d_2 \cdot \arctan(2^{-2}) = 57.53^{\circ}.$

Iteration 4 Continuing the pattern, the fourth iteration with $Y_3 > 0$ sets $d_3 = -1$, resulting in:

$$X_4 = X_3 - d_3 \cdot Y_3 \cdot 2^{-3} = 35,$$

 $Y_4 = Y_3 + d_3 \cdot X_3 \cdot 2^{-3} = -2.3125,$
 $Z_4 = Z_3 - d_3 \cdot \arctan(2^{-3}) = 64.65^{\circ}.$

Through this iterative process, the CORDIC algorithm effectively rotates the initial vector towards the x-axis, with the accumulated angle Z_i representing the total rotation applied to align the vector with the x-axis. The precision of the CORDIC algorithm generally increases with the number of iterations. Subsequent iterations follow a similar process, and through multiple iterations, an angle value with finite error can be obtained.

2.3. Arithmetic

Fixed-point arithmetic (showed in Table 2.1) is a method of representing numbers that has a fixed number of digits before and after the decimal point. Unlike floating-point arithmetic,

which can represent a vast range of numbers by using a floating exponent, fixed-point numbers allocate a specific portion of the number to the integer part and a specific portion to the fractional part. This method simplifies the hardware required for calculations, making it more efficient and less costly, especially in systems where the range and precision of numbers can be predetermined

To represent negative numbers within this system, two's complement notation is typically used. In this notation, the most significant bit (MSB) indicates the sign of the number; a '1' in the MSB signifies a negative number, which must be interpreted by converting it into its positive equivalent through two's complement conversion.

	·	
Decimal	binary	Hexadecimal
1	0000.0000.0000.0001,0000.0000.0000.0000	0001,0000
2	0000.0000.0000.0010,0000.0000.0000.0000	0002,0000
-2	1111.1111.1111.1110,0000.0000.0000.0000	FFFE,0000
4	0000.0000.0000.0100,0000.0000.0000.0000	0004,0000
0,5	0000.0000.0000.0000,1000.0000.0000.0000	0000,8000
-0,5	1111.1111.1111.1111,1000.0000.0000.0000	FFFF,8000
0,25	0000.0000.0000.0000,0100.0000.0000.0000	0000,4000

Table 2.1.: Number representation

2.4. Memory for input and output

The circuit interfaces with memory via a **32-bit EAB** (External Address Bus) for transmitting addresses, a **32-bit EDB_IN** (External Data Bus In) for inputting data into the memory, and a **32-bit EDB_OUT** (External Data Bus Out) for outputting the final computational results. Memory input and output operations are controlled by the **ram_rd_en** (RAM Read Enable) and **ram_wr_en** (RAM Write Enable) signals.

The memory subsystem comprises a total of 10 units, with mem[0]-mem[6] dedicated to storing the arctan value table (Table 2.3). mem[7] is allocated for storing the fixed-point representation of 1, designated as 00010000 in hexadecimal format. The coordinates y and x are stored in mem[8] and mem[9], respectively. The final calculation result will be written in mem[32]

2.5. Value range and accuracy

In the design of CORDIC circuits, the primary consideration is the accuracy of the results. The CORDIC algorithm is iterative, with each iteration bringing the results closer to the target angle. However, without sufficient accuracy, the computed results would be rendered meaningless. Analysis has shown that to achieve an accuracy within 1 degree for the final angle calculation, at least 7 iterations are required, as each additional iteration halves the error margin.

To **further reduce** the error by an order of magnitude, to achieve an accuracy of 0.1 degrees, at least **4 more iterations** would be necessary. However, this significantly increases the computational time cost, and the marginal benefit of increased accuracy is very low. Therefore, the algorithm was ultimately set to **7 iterations**. This decision balances the need for accuracy with considerations of time cost and marginal benefits. The CORDIC algorithm I designed computes the angle values corresponding to points within the first quadrant. After 7 iterations, the angles rotated in each step are as shown in Table 2.2. Theoretically, if the last rotation angle of the CORDIC algorithm is **0.9 degrees**, the precision should generally be **within 1 degree**, as

each iteration approximates the target angle more closely, and the final rotation angle of the last iteration determines the ultimate precision of the algorithm.

This restructured explanation clarifies why **7 iterations** were chosen for the CORDIC algorithm: it represents a compromise between the requirements for accuracy and the costs of computation.

Table 2.2.: $arctan(1/2^i)$ Table

i	0	1	2	3	4	5	6
degree	45.0°	26.57°	14.04°	7.13°	3.58°	1.79°	0.90°
radian	$\frac{\pi}{4}$	<u>π</u> 6.83	<u>π</u> 12.85	<u>π</u> 25.24	<u>π</u> 50.27	$\frac{\pi}{100.40}$	$\frac{\pi}{200.56}$

To facilitate processing in digital circuits, the angles are normalized using the formula

$$(2^{19}/\pi) * arctan(1/(2^n))$$

After converting these numbers to hexadecimal, the new table is showed in Table 2.3. These are the values stored in mem[0] to mem[6].

Table 2.3.: Normalized hexadecimal table

j	0	1	2	3	4	5	6
degree	20000	12E40	09FB3	05111	028B0	0145D	00A2F

2.6. Program Flowchart

The algorithm's flowchart is illustrated in the figure 2.1, with the program flow divided into two phases: 'Load' and 'Compute'. The *arctan* angle results are stored in mem[0]-mem[6] and need to be initially loaded into registers. The variable 'i' emulates the function of an External Address Bus (EAB) for addressing, whereas 'E' is predefined for iterative calculations of rotation angles. 'C' stores the fixed-point representation of the number 1 (i.e., the hexadecimal 00010000), with 'Y' and 'X' holding the vertical and horizontal coordinates, respectively. 'j' is used for register iteration. In the computation phase, 'C' is right-shifted and multiplied by 'A' and 'B' to avoid division operations, thereby reducing the circuit's required time. The final result is stored in mem[32] and the state is returned to IDLE1 (More detailed explanation is in section 3.5), saving the time needed to load the *arctan* angle values for multiple calculations.




Figure 2.1.: Caption

2.7. limitations of the algorithm

The CORDIC (Coordinate Rotation Digital Computer) algorithm, widely used for trigonometric, hyperbolic, exponential, and logarithmic function computations, comes with certain limitations and its accuracy can be affected by several factors:

- 1. **Convergence Speed:** The convergence speed of the CORDIC algorithm depends on the number of iterations. To achieve higher precision, more iterations are required, which increases computational time. This trade-off can be a significant limitation in time-sensitive applications.
- 2. **Finite Precision:** CORDIC operates with finite precision. The use of fixed-point arithmetic limits the achievable accuracy, as rounding errors accumulate with each iteration. The precision is directly influenced by the bit-width of the computation.
- 3. **Quantization Error:** In digital implementations, quantization error is introduced when continuous values are represented in discrete form. This error affects the final precision and is more pronounced in fixed-point implementations.

2. Description of the algorithm

4. **Angular Range Limitation:** The basic CORDIC algorithm is limited to certain angular ranges. Extending the range requires additional logic, such as range reduction and symmetries, which can complicate the algorithm and introduce potential sources of error.

3. Theoretical preparation

3.1. Scheduling

The total work is devided into two parts: loading and calculating. The design objective is to minimize computational time while ensuring accuracy, and to reduce the usage of hardware and buses as much as possible through reuse. Consequently, two MAC modules and two ALUs have been adopted. To further reduce hardware consumption, reusing a single MAC module and ALU is possible, though this would incur a time cost. In the design process, division by 2 operations are replaced with shifters and multipliers, and the arctan values need to be loaded from memory only once. This allows for multiple uses in subsequent calculations, thereby saving significant load time during continuous computations. The computational tasks of the MAC and ALU are pipelined, making adjustments straightforward even if changes in precision or time requirements arise later on.

3.2. Data flow graph

Due to the frequent occurrence of calculations such as A = A + B * C and B = B + A * C, the Multiply-Accumulate (MAC) (Figure 3.1) module proves to be an invaluable tool in such scenarios. The MAC module is a fundamental component in digital signal processing and related computational tasks, efficiently combining multiplication and accumulation operations. Given that both the Arithmetic Logic Unit (ALU) and the Multiplication (MUL) module require one clock cycle each to process data, the MAC operation inherently necessitates two clock cycles for data processing. This is because the MAC module performs the multiplication of two numbers followed by the addition of the product to an accumulator in a sequential manner, aligning with the inherent processing requirements of the ALU and MUL modules.




Figure 3.1.: Multiply-Accumulate

The data flow graph for the loading and computation segments are presented in Figure 3.2. Within Figure 3.2, the section preceding IDLE1 predominantly illustrates the iterative loading of *arctan* values from Memory. The part following IDLE1 commences with the loading of the Y and X coordinates into registers R10 and R11, respectively. As the calculations pertain to coordinates within the first quadrant, the initial operation executed by ALU1 is invariably an addition, thereby negating the necessity for a flag signal. R7 introduces a fixed-point representation of 1 into the MUL component of the MAC, which is subsequently right-shifted through a shifter and fed into the MUL component of the MAC in the ensuing operational cycle. Owing to the repetitive nature of the iterative process, the ALU and MUL components of the MAC have been merged and simplified in the diagram. In reality, each MAC cycle encompasses two operational cycles, delineated by green lines within the diagram. The flag signal, crucial for determining whether the ALU performs an addition or subtraction, is derived from the outcome of the previous computation cycle's MAC_ALU. The process of acquiring the flag from the MAC_ALU module is omitted in Figure 3.2.

3.3. Architecture of the data path

During the design of the data path (as shown in Figure 3.3), I used two MAC modules, one shifter, and two ALUs, along with registers DIN, R0-R11, and three constant modules: const0, const1, and const32. The ALUs primarily perform the accumulation of EAB, with ALU1 calculating the CORDIC angle values. The operation sign (addition or subtraction) for ALU1 depends on the result of the MAC operation. The MAC computes A+BC and forwards the result to the A bus for subsequent accumulation and flag status determination. MAC1 computes B+AC and sends the result to the B bus, also for further accumulation and multiplication operations. In the actual implementation, five MUX modules were also used to control the signals transmitted to the buses, avoiding bus contention (as shown in Figure 4.1). However, for clarity and simplicity, these were omitted in Figure 3.3.

3.4. Register transfer sequences

As illustrated in Figure 3.4, the register transfer sequences encompass two principal components: data loading from memory and computation, along with the corresponding control logic. The control logic is further elucidated in the appendix, where it is implemented in code. This section provides a detailed explanation of the data processing and control mechanisms at each step.

3.5. FSM state graph and state encoding

The FSM (Finite State Machine) has a total of 44 valid states, with the state transition diagram shown in Figure 3.5. During the load phase, the loading of the arctan table is initiated by the load signal. The computation phase is activated by the valid signal, and the key value for determining the branches during the computation phase is the flag signal. The flag signal controls the state transitions, thereby governing the addition and subtraction operations of the MAC and ALU.

To encode these 44 states, a minimum of 6 bits is required due to the binary numbering system. In addition to this, there are three signal states: load, valid, and flag. The complete state transition table is shown in Figure 3.6. For unused states, IDLE is defaulted as the next state.




Figure 3.2.: Data flow graph




Figure 3.3.: Architecture of data path




Figure 3.4.: Register transfer sequences




Figure 3.5.: FSM state graph

atata	x5	v. 4	x3	x2	x1	x0	valid	load	flag	novt state	υE	4			1	
state IDLE		x4 0		0						next state	y5	y4 0	y3	y2	y1	y0 0
	0		0		0	0	X	0	X	IDLE	0		0	0	0	
IDLE	0	0	0	0	0	0	X	1	X	LOAD0	0	0	0	0	0	1
LOAD0	0	0	0	0	0	1	X	X	X	LOAD1	0	0	0	0	1	0
LOAD1	0	0	0	0	1	0	X	X	X	LOAD2	0	0	0	0	0	0
LOAD2				1	0	0	X	X	X	LOAD3	0	0			0	
LOAD3	0	0	0	1			X	X	X	LOAD5		0	0	1		0
LOAD5	0	0			0	1	X	X	X	LOADS	0	0	0	1	1	1
LOADS	0	0	0	1	1	0	X	X	X	LOAD6		_	0	1	1	
LOAD6	0	0	0	1	1	1	X	X	X	LOAD7	0	0	1	0	0	0
LOAD7	0	0	1	0	0	0	X	X	X	LOAD8	0	0	1	0	0	1
LOAD8	0	0	1	0	0	1	X	X	X	LOAD9	0	0	1	0	1	0
LOAD9	0	0	1	0	1	0	X	Х	X	LOAD10	0	0	1	0	1	1
LOAD10	0	0	1	0	1	1	X	Х	X	LOAD11	0	0	1	1	0	0
LOAD11	0	0	1	11	0	0	X	Х	X	LOAD12	0	0	1	1	0	1
LOAD12	0	0	1	1	0	1	Х	X	X	LOAD13	0	0	1	1	1	0
LOAD13	0	0	1	1	1	0	X	X	X	LOAD14	0	0	1	1	1	1
LOAD14	0	0	1	1	1	1	X	X	X	LOAD15	0	1	0	0	0	0
LOAD15	0	1	0	0	0	0	X	Х	X	LOAD16	0	1	0	0	0	1
LOAD16	0	1	0	0	0	1	Х	Х	X	IDLE1	0	1	0	0	1	0
IDLE1	0	1	0	0	1	0	0	X	X	IDLE1	0	1	0	0	1	0
IDLE1	0	1	0	0	1	0	1	Х	X	df0_a	0	1	0	0	1	1
df0_a	0	1	0	0	1	1	Х	Х	Х	df0_b	0	1	0	1	0	0
df0_b	0	1	0	1	0	0	Х	Х	Х	df1_a	0	1	0	1	0	1
df1_a	0	1	0	1	0	1	Х	Х	X	df1_b	0	1	0	1	1	0
df1_b	0	1	0	1	1	0	X	X	X	df2_a	0	1	0	1	1	1
df2_a	0	1	0	1	1	1	Х	X	X	df2_b	1	0	1	0	1	1
df2_b	1	0	1	0	1	1	Х	Х	х	df3	0	1	1	0	0	0
df3	0	1	1	0	0	0	X	X	0	df4_b	0	1	1	0	1	0
df3	0	1	1	0	0	0	X	X	1	df4_a	0	1	1	0	0	1
df4_a/df4_b	0	1	1	0	1/0	0/1	х	Х	х	df5	0	1	1	0	1	1
df5	0	1	1	0	1	1	Х	Х	0	df6 b	0	1	1	1	0	1
df5	0	1	1	0	1	1	Х	Х	1	df6 a	0	1	1	1	0	0
df6 a/df6 b	0	1	1	1	0	0/1	Х	Х	х	df7	0	1	1	1	1	0
df7	0	1	1	1	1	0	X	X	0	df8 b	1	0	0	0	0	0
df7	0	1	1	1	1	0	Х	Х	1	df8 a	0	1	1	1	1	1
df8 a/df8 b	0/1	1/0	1/0	1/0	1/0	1/0	Х	Х	x	df9	1	0	0	0	0	1
df9	1	0	0	0	0	1	X	X	0	df10 b	1	0	0	0	1	1
df9	1	0	0	0	0	1	X	Х	1	df10 a	1	0	0	0	1	0
df10 a/df10 b	1	0	0	0	1	0/1	X	X	X	df11	1	0	0	1	0	0
df11	1	0	0	1	0	0	X	X	0	df12 b	1	0	0	1	1	0
df11	1	0	0	1	0	0	X	X	1	df12_b	1	0	0	1	0	1
df12 a/df12 b	1	0	0	1	0/1	1/0	X	X	X	df13	1	0	0	1	1	1
df13	1	0	0	1	1	1	X	X	0	df14 b	1	0	1	0	0	1
df13	1	0	0	1	1	1	X	X	1	df14_b	1	0	1	0	0	0
df14_a/df14_b	1	0	1	0	0	0/1	X	X	X	df15	1	0	1	0	1	0
df15	1	0	1	0	1	0/1	X	X	×	IDIE1	0	1	0	0	1	0
unused	1	0	1	1	X	X	X	X	X	IDLE0	0	0	0	0	0	0
unused	1	1	X	X		X	X			IDLE0	0	0	0	0	0	0
unuseu	1	1	Х	X	X	X	X	Χ	Х	IDLET	U	U	U	U	U	

Figure 3.6.: FSM State coding table

4. Implementation and Simulation

4.1. Datapath circuit diagram




Figure 4.1.: Datapath in CANDENCE

4.2. The overall circuit




Figure 4.2.: The overall circuit in CANDENCE

4.3. Test of the overall circuit

From Figure 4.3, we can see that as the control signals are issued, mem[0] to mem[7] are written into registers R0 to R7. The next address of EAB is stored in R9, which is used for data reading during the computation phase.

In the subsequent Figure 4.4, the Y and X coordinates are loaded into R10 and R11, respectively. Meanwhile, the fixed-point number 1 is prepared on bus C for multiplication in the MAC MUL unit. In the test bench, the coordinates (6666, 3333) are used to test the performance of the CORDIC algorithm. The values 6666 and 3333, when converted into fixed-point hexadecimal, become 1A0A0000 and 0D050000, respectively.

In Figure 4.5, it is observed that the multiplier within the MAC has completed its operation. The timing for the addition or subtraction operations within the ALU is controlled by the ALU_en signal. The results from the MAC are transmitted to the A and B buses to participate in the calculations of the next operational cycle.

The computational process in Figure 4.6 is similar to that in Figure 4.5, ultimately yielding the final result shown in Figure 4.7, which is then written into mem[32].

The final result obtained is hexadecimal 12A86 (decimal 76422). Based on the normalization formula given in section 2.5, the angle can be calculated as

Degree =
$$\frac{76422 * \pi}{2^{19}} \approx 26.24^{\circ}$$

Comparing with the results obtained from a calculator, it can be seen that the error in the angle has been controlled within 1 degree.

$$arctan(\frac{3333}{6666}) = arctan(\frac{1}{2}) \approx 26.57^{\circ}$$




Figure 4.3.: Simulation results of the overall circuit(part1)




Figure 4.4.: Simulation results of the overall circuit(part2)




Figure 4.5.: Simulation results of the overall circuit(part3)




Figure 4.6.: Simulation results of the overall circuit(part4)




Figure 4.7.: Simulation results of the overall circuit(part5)

4.4. Circuit and layout synthesis of the entire circuit

In this section, the synthesis and layout of the entire circuit will be completed. Although it was not possible to perform simulation after introducing delays, I will honestly describe the work I have accomplished and analyze the potential causes of errors.

4.4.1. Analysis and evaluation of constraints

According to the information given in the report (Table 4.1), there are three constraint violations, maybe there are some ways to improve it, but I didn't succeed.

- Max Leakage Power Violation: Optimizing the design for low-power by revising the logic and possibly using more power-efficient architectures or components.
- Max Transition Violation: Reducing the load on critical nets by minimizing fan-out or using buffer/inverter chains to strengthen the drive capability. Reviewing and optimizing the placement and routing to shorten interconnect lengths, thus reducing capacitive load.
- Max Area Violation: Optimizing the floorplan and placement to ensure a more compact layout, potentially through more aggressive place-and-route settings.

Constraint	Cost
multiport_net	0.00 (MET)
max_transition	4.04 (VIOLATED)
max_capacitance	0.00 (MET)
max_delay/setup	0.00 (MET)
sequential_clock_pulse_width	0.00 (MET)
critical_range	0.00 (MET)
max_leakage_power	10529303.00 (VIOLATED)
max_area	891893.38 (VIOLATED)

Table 4.1.: Constraint Analysis

4.4.2. kritischen Timingpfaden

It can be observed that using a clock with CYCLE=80 meets the requirements(Table 4.2), but the slack time is very short, only 0.06ns. The majority of the delay primarily originates from the Data path section.

Path	Data Arrival Time	Data Required Time	Slack
FSM to DATAPATH	81.24ns	81.30ns	0.06ns
scan_en to FSM	11.65ns	81.30ns	69.65ns
FSM to EAB[31]	19.53ns	71.30ns	51.77ns

Table 4.2.: Summary of Timing Report

4.4.3. power and area

The total power consumption is 2.6544 mW, and the total area is 891893. In the final layout, it was placed on a board with a weight of 1000 and a height of 900, as shown in Figure 4.8.




Figure 4.8.: floor-plan of Layoutsynthese

4.4.4. simulation with delay

When I introduced delays in the simulation, a noticeable latency became evident. However, the circuit ceased to function correctly upon receiving the reset signal. I reviewed the compile.log file from the synthesis process and did not identify any issues related to latches. The cause might be related to the violation of constraints mentioned in section 4.4.1.




Figure 4.9.: simulation with delay

5. Conclusion

In this report, we introduced a circuit designed for computing CORDIC, comprised of three main components: FSM, control logic, and datapath. The circuit's performance was validated through simulation, achieving the desired accuracy after seven iterations of the circuit. A notable limitation encountered was the inability to complete simulations with added delays during the synthesis and layout process, highlighting the complexity of practical circuit design. This experience underscored the importance of considering the performance of fundamental components (analog elements) in digital circuit design, rather than assessing circuit feasibility from a singular perspective.

Another area identified for potential improvement involves expanding the applicability of the CORDIC algorithm to cover the 2nd, 3rd, and 4th quadrants, which would necessitate additional processing logic. Moreover, designing a CORDIC with variable precision, where precision requirements are input variables, could offer a better balance between performance and time trade-offs.

This design endeavor has facilitated a systematic learning of the Verilog language. The website HDLbits was instrumental in enhancing my coding skills in this domain, and my supervisor provided patient responses to all my inquiries, further enriching my learning experience.

List of Figures

2.1.	Caption	10
3.1.	Multiply-Accumulate	12
3.2.	Data flow graph	14
3.3.	Architecture of data path	15
3.4.	Register transfer sequences	16
	FSM state graph	
	FSM State coding table	
4.1.	Datapath in CANDENCE	19
	The overall circuit in CANDENCE	
4.3.	Simulation results of the overall circuit(part1)	22
4.4.	Simulation results of the overall circuit(part2)	23
	Simulation results of the overall circuit(part3)	
	Simulation results of the overall circuit(part4)	
	Simulation results of the overall circuit(part5)	
	floor-plan of Layoutsynthese	
	simulation with delay	

List of Tables

2.1.	Number representation	8
2.2.	<i>arctan</i> (1/2 ⁱ) Table	9
2.3.	Normalized hexadecimal table	9
	Constraint Analysis	
4.2.	Summary of Timing Report	27

Bibliography

- [1] Prof.Mayr. Anleitung für das praktikum schaltkreis- und systementwurf, rechnergestützter schaltkreisentwurf. Technische Universität Dresden, Lehrstuhl Hochparallele VLSI-System und Neuromikroelektronik, Institut für Grundlagen der Elektrotechnik und Elektronik der Fakultät Elektrotechnik. Available online: https://tu-dresden.de/ing/elektrotechnik/iee/hpsn/studium/materialien/sse_praktikum.
- [2] CORDIC Wikipedia. https://en.wikipedia.org/wiki/CORDIC, 2024. Accessed: [03.13.2024].

A. Source code

```
A.1. Cordic C program
                                                       int reg_x_sign, reg_y_sign;
                                               37
                                                       int reg_x_shift, reg_y_shift;
                                               39
                                                       int sign, sigma;
                                                       int tmp_phase = 0;
                                               40
                                               41
   #include <stdlib.h>
                                                       tmpi = (Ips >= 0)?Ips:-Ips;
   #include <stdio.h>
                                                       tmpq = (Ips>=0)?Qps:-Qps;
                                               43
   #include <math.h>
                                               44
   #define PI 3.141592653589793
   #define PHASE_2PI 1073741824 //2^14
                                                       for (i=0;i<20;i++)
                                               47
                                               48
   int atan_list[32];
                                                           sigma = (tmpq>=0);
                                               49
10
                                                           if(sigma){
                                               50
   int cordic(int,int);
                                                               tmp_phase += atan_list[i];
                                               51
12
                                                               reg_x=sign = -tmpi;
                                               52
13
                                                               reg_y_sign = - tmpq;
   int main()
14
15
                                               55
        int i;
16
                                                           else {
                                               56
       int re,imag;
17
                                                               tmp_phase -= atan_list[i];
       int phase;
18
                                                               reg_x=sign = tmpi;
19
                                                               reg_y_sign = tmpq;
                                               59
20
       for(i=0;i<32;i++)
                                               60
21
                                                           reg_x_shift = (reg_x_sign>>i);
            atan_list[i] = PHASE_2PI*atan
22
                                                           reg_y_shift = (reg_y_sign>>i);
                                               62
                (1.0/(1 << i))/2/PI;
                                               63
23
                                                           tmpi -= reg_y_shift;
                                               64
24
                                                           tmpq += reg_x_shift;
        re = -123456;
25
                                               66
        imag = 123456;
                                               67
27
                                                       return tmp_phase;
                                               68
       phase = cordic(imag,re);
28
            printf("phase %d, %f degree\n",
29
                phase, phase *360.0/PHASE_2PI);
30
                                                  A.2. Cordic FSM
        return 0;
31
32
33
   int cordic(int Qps,int Ips){
34
                                                  //Verilog HDL for "fc_example", "
       int i:
35
                                                      Cordic_fsm" "functional"
       int tmpq,tmpi;
```

```
3
                                               61
4
                                               62
   module Cordic_fsm (
5
                                               63
     clk,
6
7
     reset,
                                               65
     load.
                                                     input clk;
8
                                               66
     valid,
                                                     input reset;
9
                                               67
     flag,
                                                     input flag;
10
                                               68
     state.
                                                     input load:
11
                                               69
     scan_en,
                                                     input valid;
12
                                               70
                                                     input scan_en;
13
     scan_state
                                               71
                                                     input [5:0] scan_state;
14
                                               72
     parameter IDLE = 6'b000000;
                                                     output [5:0] state;
15
                                               73
                                                     reg [5:0] state;
     parameter LOAD0 = 6'b000001;
16
                                               74
     parameter LOAD1 = 6'b000010;
17
                                               75
     parameter LOAD2 = 6'b000011;
                                               76
18
     parameter LOAD3 = 6'b000100;
                                                     reg [5:0] next_state;
                                               77
19
     parameter LOAD4 = 6'b000101;
20
                                               78
                                                     always@(posedge clk or posedge reset)
     parameter LOAD5 = 6'b000110;
                                               79
22
     parameter LOAD6 = 6'b000111;
                                               80
                                                     beain
     parameter LOAD7 = 6'b001000;
                                                       if(reset)
                                               81
23
                                                           state <= IDLE;
     parameter LOAD8 = 6'b001001;
24
                                               82
     parameter LOAD9 = 6'b001010;
                                                       else if(scan_en)
     parameter LOAD10 = 6'b001011;
                                                         state <= scan_state;
26
                                               84
     parameter LOAD11 = 6'b001100;
                                                       else
27
                                               85
     parameter LOAD12 = 6'b001101;
28
                                               86
                                                         state <= next_state;
     parameter LOAD13 = 6'b001110;
                                                     end
     parameter LOAD14 = 6'b001111;
                                               88
30
     parameter LOAD15 = 6'b010000:
                                                     always@(state or load or valid or flag
31
                                               89
     parameter LOAD16 = 6'b010001;
32
     parameter IDLE1 = 6'b010010;
                                                     begin
33
                                               90
     parameter df0_a = 6'b010011;
                                                       case(state)
                                               91
34
     parameter df0_b = 6'b010100;
                                                         IDLE:if(load)
35
                                               92
     parameter df1_a = 6'b010101;
36
                                               93
                                                             begin
37
     parameter df1_b = 6'b010110;
                                                                next_state = LOAD0;
     parameter df2_a = 6'b010111;
                                                             end
38
                                               95
     parameter df2_b = 6'b101011; //added
39
                                               96
                                                             else
     parameter df3 = 6'b011000;
                                                             begin
     parameter df4_a = 6'b011001;
                                                                next_state = IDLE;
41
     parameter df4_b = 6'b011010;
42
                                               99
     parameter df5 = 6'b011011;
                                                         LOAD0: next_state = LOAD1;
43
                                              100
     parameter df6_a = 6'b011100;
                                                         LOAD1: next_state = LOAD2;
                                              101
44
     parameter df6_b = 6'b011101;
                                                         LOAD2: next_state = LOAD3;
45
                                              102
     parameter df7 = 6'b011110;
                                                         LOAD3: next_state = LOAD4;
46
                                              103
     parameter df8_a = 6'b011111;
47
                                              104
                                                         LOAD4: next_state = LOAD5;
     parameter df8_b = 6'b100000;
                                                         LOAD5: next_state = LOAD6;
     parameter df9 = 6'b100001;
                                                         LOAD6: next_state = LOAD7;
49
                                              106
                                                         LOAD7: next_state = LOAD8;
     parameter df10_a = 6'b100010;
50
                                              107
     parameter df10_b = 6'b100011;
                                                         LOAD8: next_state = LOAD9;
51
                                              108
     parameter df11 = 6'b100100;
                                                         LOAD9: next_state = LOAD10;
                                              109
     parameter df12_a = 6'b100101;
53
                                              110
                                                         LOAD10: next_state = LOAD11;
     parameter df12_b = 6'b100110;
                                                         LOAD11: next_state = LOAD12;
54
                                              111
     parameter df13 = 6'b100111;
                                                         LOAD12: next_state = LOAD13;
55
                                              112
     parameter df14_a = 6'b101000;
                                                         LOAD13: next_state = LOAD14;
56
                                              113
     parameter df14_b = 6'b101001;
                                                         LOAD14: next_state = LOAD15;
57
                                              114
     parameter df15 = 6'b101010;
                                                         LOAD15: next_state = LOAD16;
58
                                              115
                                                         LOAD16: next_state = IDLE1;
59
                                              116
                                                         IDLE1:if(valid)
```

```
beain
                                                      input [31:0] ADR;
                                               10
118
                     next_state = df0_a;
                                                      output [31:0] DOUT;
119
                                               11
                   end
                                               12
                                                   // RAM
120
                   else
                                                      reg
                                                              [31:0] ram [0:1023];
121
                                               13
                                                              [31:0] DOUT;
                   begin
                                               14
                                                      reg
122
                     next_state = IDLE1;
123
                                               15
                                                     wire [31:0] ram_add0 = ram[0];
                   end
124
                                               16
          df0_a:next_state = df0_b;
                                                     wire [31:0] ram_add1 = ram[1];
125
                                               17
                                                     wire [31:0] ram add2 = ram[2]:
          df0 b:next state = df1 a:
                                               18
126
          df1_a:next_state = df1_b;
                                                     wire [31:0] ram_add3 = ram[3];
127
                                               19
          df1_b:next_state = df2_a;
                                                     wire [31:0] ram_add4 = ram[4];
                                               20
          df2_a:next_state = df2_b;
                                                     wire [31:0] ram_add5 = ram[5];
                                               21
129
            df2_b:next_state = df3;
                                                     wire [31:0] ram_add6 = ram[6];
                                               22
130
          df3:next_state = flag?df4_a:df4_b; 23
                                                     wire [31:0] ram_add7 = ram[7];
131
               //R1
                                                     wire [31:0] ram_add8 = ram[8];
          df4_a, df4_b:next_state = df5;
                                                     wire [31:0] ram_add9 = ram[9];
132
                                               25
          df5:next_state = flag?df6_a:df6_b; 26
133
134
             df6_a, df6_b:next_state = df7;
                                                      always @ (posedge clk)
            df7:next_state = flag?df8_a:
                                               29
                                                        begin
135
                df8_b; //R3
                                                           if (wr_en)
                                               30
                                                             ram[ADR[9:0]] \leftarrow DIN;
            df8_a, df8_b:next_state = df9;
136
                                               31
            df9:next_state = flag?df10_a:
137
                df10_b; //R4
                                               33
                                                             if (rd_en)
            df10_a, df10_b:next_state = df11; 34
                                                               DOUT \leftarrow ram[ADR[9:0]];
138
             df11:next_state = flag?df12_a:
                df12_b; //R5
                                                        end // always
            df12_a, df12_b:next_state = df13; 37
140
                                                        initial $readmemh("../
            df13:next_state = flag?df14_a: 38
141
                df14_b; //R6
                                                            mem_data_cordic.txt", ram);
            df14_a, df14_b:next_state = df15; 39
142
                                                   endmodule
143
            df15:next_state = IDLE1;
144
          default:next_state = IDLE;
145
          endcase
146
                                                   A.5. Cordic controllogic
      end
147
   endmodule
                                                   //Verilog HDL for "fc_example", "
    A.3. FSM testbench
                                                       Cordic_controllogic_mux" "functional"
                                                3
                                                4
                                                   module Cordic_controllogic (
                                                6
   A.4. Cordic memory
                                                     state.
                                                     // output
                                                9
    //Verilog HDL for "fc_example",
                                                     ready,
                                               10
        Cordic_memory" "functional"
                                                     ready_df,
                                               11
 2
                                               12
                                                     ram_rd_en,
                                               13
                                                     ram_wr_en,
   module Cordic_memory ( DIN, DOUT, ADR,
                                                     EDB_to_DIN,
                                               14
        clk, wr_en, rd_en );
                                                     A_to_R0,
                                               15
 5
                                               16
                                                     A_{to}R1,
       input
                      clk;
                                                     A_to_R2,
 6
                                               17
 7
       input
                      wr_en;
                                               18
                                                     A_to_R3,
       input
                      rd_en;
                                                     A_to_R4,
 8
                                               19
       input [31:0] DIN;
                                                     A_to_R5,
                                               20
```

```
A_to_R6,
                                                     parameter df10_b = 6'b100011;
                                                79
     A_to_R7,
                                                     parameter df11 = 6'b100100;
22
                                               80
     A_to_R10,
                                                     parameter df12_a = 6'b100101;
23
                                               81
                                                     parameter df12_b = 6'b100110;
     A_to_R11,
     MUL_flag,
                                                     parameter df13 = 6'b100111;
25
                                               83
     C_to_R9,
                                                     parameter df14_a = 6'b101000;
26
                                               84
                                                     parameter df14_b = 6'b101001;
27
                                               85
                                                     parameter df15 = 6'b101010;
28
                                               86
29
     alu1 en.
                                               87
     alu en.
30
                                               88
     mac1_alu_en,
31
                                               89
                                                     input [5:0] state;
     mac1_mul_en,
32
                                               90
     mac_alu_en,
33
                                               91
     mac_mul_en,
                                                     output ready;
34
                                               92
     shifter_en,
                                                     reg ready;
35
                                               93
                                               94
36
     M_A.
                                                     output ready_df;
37
                                               95
     M_B,
                                                     reg ready_df;
38
                                               96
     M_C,
39
                                               97
40
     ME.
                                               98
                                                     output ram_rd_en;
     ΜF
                                                     reg ram_rd_en;
41
                                               99
   );
42
                                               100
     parameter IDLE = 6'b000000;
                                                     output ram_wr_en;
43
                                               101
     parameter LOAD0 = 6'b000001;
                                                     reg ram_wr_en;
44
                                               102
     parameter LOAD1 = 6'b000010;
                                               103
45
     parameter LOAD2 = 6'b000011;
46
                                               104
     parameter LOAD3 = 6'b000100;
                                                     output EDB_to_DIN;
                                               105
     parameter LOAD4 = 6'b000101;
                                                     reg EDB_to_DIN;
48
                                               106
     parameter LOAD5 = 6'b000110;
49
                                               107
                                                     output A_to_R0;
50
     parameter LOAD6 = 6'b000111;
                                               108
     parameter LOAD7 = 6'b001000;
                                                     reg A_to_R0;
     parameter LOAD8 = 6'b001001;
52
                                               110
     parameter LOAD9 = 6'b001010;
                                                     output A_to_R1;
53
                                               111
     parameter LOAD10 = 6'b001011;
                                                     reg A_to_R1;
54
                                               112
55
     parameter LOAD11 = 6'b001100;
                                               113
     parameter LOAD12 = 6'b001101;
                                                     output A_to_R2;
                                               114
56
     parameter LOAD13 = 6'b001110;
                                                     reg A_to_R2;
57
                                               115
     parameter LOAD14 = 6'b001111;
                                               116
     parameter LOAD15 = 6'b010000;
                                                     output A_to_R3;
59
                                               117
     parameter LOAD16 = 6'b010001;
                                                     reg A_to_R3;
60
                                               118
     parameter IDLE1 = 6'b010010;
61
                                               119
     parameter df0_a = 6'b010011;
                                                     output A_to_R4;
                                               120
62
     parameter df0_b = 6'b010100;
                                                     reg A_to_R4;
63
                                               121
     parameter df1_a = 6'b010101;
                                               122
64
     parameter df1_b = 6'b010110;
                                                     output A_to_R5;
65
                                               123
     parameter df2_a = 6'b010111;
                                                     reg A_to_R5;
66
     parameter df2_b = 6'b101011; //added 125
67
     parameter df3 = 6'b011000;
                                                     output A_to_R6;
                                               126
68
     parameter df4_a = 6'b011001;
                                                     reg A_to_R6;
69
                                               127
     parameter df4_b = 6'b011010;
                                               128
70
     parameter df5 = 6'b011011;
                                                     output A_to_R7;
71
                                               129
     parameter df6_a = 6'b011100;
                                                     reg A_to_R7;
                                               130
72
     parameter df6_b = 6'b011101;
73
                                               131
     parameter df7 = 6'b011110;
                                                     output A_to_R10;
                                               132
     parameter df8_a = 6'b011111;
75
                                                     reg A_to_R10;
                                               133
     parameter df8_b = 6'b100000;
76
                                               134
     parameter df9 = 6'b100001;
                                                     output A_to_R11;
77
                                               135
     parameter df10_a = 6'b100010;
                                                     reg A_to_R11;
                                               136
```

A. Source code

```
C_{to} = 0;
137
                                                   195
                                                              MUL_flag = 1'b0:
      output C_to_R9;
138
                                                  196
                                                              alu1_en = 0; //E+F
139
      reg C_to_R9;
                                                  197
                                                              alu_en = 1; //C+D
140
                                                  198
      output MUL_flag;
                                                              mac1\_alu\_en = 0; //B+A*C
141
                                                  199
      reg MUL_flag;
                                                              mac1_mul_en = 1;
142
                                                  200
                                                              mac_alu_en = 0; //A+B*C
143
                                                  201
                                                              mac_mul_en = 1;
144
                                                  202
      output [1:0] M_A;
                                                              shifter en = 0: //C \rightarrow C
145
                                                  203
      reg [1:0] M_A;
                                                              M A = 2'b00:
146
                                                  204
                                                              M_B = 1'b0;
147
                                                  205
      output [2:0] M_C;
                                                              M_C = 3'b001;
148
                                                  206
      reg [2:0] M_C;
                                                              M_E = 1'b0:
149
                                                  207
                                                              M_F = 3'b000;
150
                                                  208
      output [2:0] M_F;
151
                                                  209
      reg [2:0] M_F;
                                                  210
152
                                                  211
153
                                                              case(state)
      output M_B;
154
                                                  212
      reg M_B;
                                                  213
                                                              IDLE:begin
156
                                                  214
                                                                ready = 1;
      output M_E;
                                                              end
157
                                                  215
                                                              LOAD0:begin//1
      reg M_E;
158
                                                  216
                                                                M_C = 3'b001;
                                                  217
159
      output alu1_en;
160
                                                  218
      output alu_en;
                                                                ram_rd_en = 1'b1;
                                                  219
161
      output mac1_alu_en;
                                                              end
162
                                                  220
      output mac1_mul_en;
                                                              LOAD1:begin
                                                  221
                                                                EDB_to_DIN = 1'b1; //DIN = EDB
      output mac_alu_en;
                                                  222
164
      output mac_mul_en;
                                                                M_C = 3'b001;
165
                                                  223
166
      output shifter_en;
                                                  224
167
                                                  225
      reg alu1_en;
168
                                                  226
                                                              end
      reg alu_en;
169
                                                  227
      reg mac1_alu_en;
                                                              LOAD2:begin
170
                                                  228
171
      reg mac1_mul_en;
                                                  229
                                                                M_C = 3'b011; // C = ALU
      reg mac_alu_en;
                                                                M_A = 2'b00; // A = DIN
172
                                                  230
                                                                A_{to}R0 = 1'b1; // R0 = A
173
      reg mac_mul_en;
                                                  231
                                                                C_{to} = 1'b1; // R9 <= C
174
      reg shifter_en;
                                                  232
175
                                                                ram_rd_en = 1'b1;
176
                                                  234
      always@(state)
                                                              end
177
                                                  235
      begin
                                                              LOAD3:begin
178
                                                  236
           ready = 0;
                                                                EDB_to_DIN = 1'b1; //DIN = EDB
179
                                                  237
           ready_df = 0:
180
                                                  238
           ram_rd_en = 0;
181
                                                  239
           ram_wr_en = 0;
                                                                M_C = 3'b101;
182
183
                                                  241
           EDB_to_DIN = 0;
                                                              end
184
                                                  242
           A_{to}R0 = 0;
                                                              LOAD4:begin
185
                                                  243
           A_{to}R1 = 0;
                                                                M_A = 2'b00; // A = DIN
                                                  244
           A_to_R2 = 0;
                                                                A_{to}R1 = 1'b1;
187
                                                  245
           A_{to}R3 = 0:
                                                                M_C = 3'b011;
188
                                                  246
           A_to_R4 = 0;
                                                                C_{to} = 1'b1;
189
                                                  247
           A_{to}R5 = 0:
190
                                                  248
           A_{to}R6 = 0:
                                                                ram_rd_en = 1'b1;
191
                                                  249
           A_to_R7 = 0;
                                                              end
192
                                                  250
           A_{to}R10 = 0;
193
                                                  251
                                                              LOAD5:begin
           A_{to}R11 = 0;
                                                                EDB_to_DIN = 1'b1;
                                                  252
```

```
M_C = 3'b101;
253
                                                   311
             M_C = 3'b101;
254
                                                  312
255
                                                   313
                                                              end
           end
                                                              LOAD14:begin
256
           LOAD6:begin
                                                                M_C = 3'b011;
                                                  315
257
             M_C = 3'b011;
258
                                                  316
             M_A = 2'b00; // A = DIN
                                                                M_A = 2'b00; // A = DIN
259
                                                  317
             A_{to}R2 = 1'b1;
                                                                A_{to}R6 = 1'b1;
260
                                                  318
             C_{to} = 1'b1;
                                                                C to R9 = 1'b1:
                                                  319
261
262
                                                   320
             ram_rd_en = 1'b1;
                                                                 ram_rd_en = 1'b1;
263
                                                   321
           end
                                                              end
264
                                                   322
           LOAD7:begin
                                                              LOAD15:begin
                                                  323
265
             EDB_to_DIN = 1'b1;
                                                                EDB_to_DIN = 1'b1;
266
                                                  324
267
                                                  325
             M_C = 3'b101;
                                                                M_C = 3'b101;
268
                                                  326
269
                                                  327
           end
                                                              end
270
                                                   328
           LOAD8:begin
                                                              LOAD16:begin
272
             M_C = 3'b011;
                                                   330
                                                                M_A = 2'b00; // A = DIN
             M_A = 2'b00; // A = DIN
                                                   331
273
             A_{to}R3 = 1'b1;
274
                                                   332
                                                                A_{to}R7 = 1'b1;
             C_{to} = 1'b1;
275
                                                   333
                                                                M_C = 3'b011;
276
                                                  334
             ram_rd_en = 1'b1;
                                                                C_{to} = 1'b1;
277
                                                  335
           end
                                                              end
278
                                                   336
           LOAD9:begin
                                                              IDLE1:begin
                                                   337
             EDB_{to}DIN = 1'b1;
                                                                 ready_df = 1'b1;
                                                   338
280
                                                                M_C = 3'b101;
281
                                                  339
             M_C = 3'b101;
282
                                                   340
                                                              end
                                                              df0_a:begin
283
                                                   341
           end
                                                                M_C = 3'b101;
                                                   342
284
           LOAD10:begin
285
                                                   343
             M_C = 3'b011;
                                                                ram_rd_en = 1'b1;
286
                                                   344
287
             M_A = 2'b00; // A = DIN
                                                   345
             A_{to}R4 = 1'b1;
288
                                                   346
             C_{to} = 1'b1;
                                                              end
289
                                                   347
                                                   348
              ram_rd_en = 1'b1;
291
                                                   349
                                                              df0_b:begin
           end
292
                                                  350
                                                                EDB_to_DIN = 1'b1;
           LOAD11:begin
293
                                                  351
                                                                M_C = 3'b011;
294
                                                   352
             EDB_to_DIN = 1'b1;
                                                                C_{to} = 1'b1;
295
                                                   353
296
                                                  354
             M_C = 3'b101;
297
                                                  355
                                                              end
298
           end
                                                              df1_a:begin //15
299
                                                  357
           LOAD12:begin
                                                                M_A = 2'b00; // A = DIN
300
                                                  358
             M_A = 2'b00; // A = DIN
                                                                M_C = 3'b101;
301
                                                   359
             A_{to}R5 = 1'b1;
                                                                A_{to}R10 = 1'b1;
                                                   360
             M_C = 3'b011;
303
                                                   361
             C_{to} = 1'b1;
                                                                 ram_rd_en = 1'b1;
304
                                                   362
305
                                                   363
              ram_rd_en = 1'b1;
                                                              end
306
                                                   364
                                                              df1_b:begin //16
307
                                                   365
                                                                EDB_to_DIN = 1'b1;
           LOAD13:begin
308
                                                   366
             EDB_to_DIN = 1'b1;
                                                                M_A = 2'b00; // A = DIN
                                                   367
309
                                                                M_B = 1'b0; //R10 \times R11 y
                                                   368
```

```
M_C = 3'b100; //R7->C
                                                               M_E = 1'b1; //ALU1->E
                                                  427
369
             M_F = 3'b000; //R0->F
                                                               M_F = 3'b001;
370
                                                  428
             M_E = 1'b0; //K0->E
                                                  429
                                                             end
371
             shifter_en = 1'b1;
372
                                                  430
                                                             df5:begin //19
                                                  431
373
           end
                                                               M_A = 2'b10;
374
                                                  432
           df2_a:begin //17
                                                               M_B = 1'b1;
375
                                                  433
             M_A = 2'b00; // A = DIN
                                                               M_C = 3'b010; //shift->C
376
                                                  434
             A to R11 = 1'b1:
                                                               M = 1'b1: //ALU1->E
377
                                                  435
             alu1_en = 1'b1;
                                                               shifter_en = 1'b1;
378
                                                  436
             M_B = 1'b0; //R10 \times R11 y
                                                               M_F = 3'b010;
                                                  437
379
             M_C = 3'b100; //R7->C
                                                             end
                                                  438
380
             M_E = 1'b1; //ALU1->E
                                                  439
381
             M_F = 3'b000; //R0->F
                                                             df6_a:begin
382
                                                  440
                                                               MUL_flag = 1'b0;
           end
383
                                                  441
                                                               mac1\_alu\_en = 1'b1;
384
                                                  442
           df2_b:begin
                                                               mac_alu_en = 1'b1;
385
                                                  443
                                                               alu1_en = 1'b1;
386
                                                  444
                                                               M_A = 2'b10;
             mac1\_alu\_en = 1'b1;
                                                  445
             mac_alu_en = 1'b1;
                                                  446
                                                               M_B = 1'b1;
388
             M_A = 2'b00; // A = DIN
                                                               M_C = 3'b010; //shift->C
                                                  447
389
             M_B = 1'b0; //R10 \times R11 y
                                                               M_E = 1'b1; //ALU1->E
390
                                                  448
             M_C = 3'b010; //shift->C
                                                               M_F = 3'b010; //R1->F
                                                  449
             M_E = 1'b1; //ALU1->E
                                                  450
                                                             end
392
             M_F = 3'b000; //R0->F
393
                                                  451
                                                             df6_b:begin
394
                                                  452
                                                               MUL_flag = 1'b1;
           end
                                                               mac1\_alu\_en = 1'b1;
396
                                                  454
                                                               mac_alu_en = 1'b1;
397
                                                  455
           df3:begin //18
398
                                                  456
                                                               alu1_en = 1'b1;
             M_A = 2'b10;
                                                               M_A = 2'b10;
399
                                                  457
             M_B = 1'b1;
                                                               M_B = 1'b1;
400
                                                  458
             M_C = 3'b010; //shift->C
                                                               M_C = 3'b010; //shift->C
401
                                                  459
                                                               M_E = 1'b1; //ALU1->E
402
             M_E = 1'b1; //ALU1->E
                                                  460
             shifter_en = 1'b1;
                                                  461
                                                               M_F = 3'b010;
403
             M_F = 3'b001;
                                                             end
404
                                                  462
405
           end
                                                  463
                                                  464
           df4_a:begin
                                                             df7:begin //19
407
                                                  465
                                                               M_A = 2'b10;
             MUL_flag = 1'b0;
408
                                                  466
             mac1\_alu\_en = 1'b1;
                                                               M_B = 1'b1;
409
                                                  467
             mac_alu_en = 1'b1;
                                                               shifter_en = 1'b1;
410
                                                  468
             alu1_en = 1'b1;
                                                               M_C = 3'b010; //shift->C
411
                                                  469
             M_A = 2'b10;
                                                               M_E = 1'b1; //ALU1->E
412
                                                  470
                                                               M_F = 3'b010;
413
             M_B = 1'b1;
                                                  471
             M_C = 3'b010; //shift->C
                                                  472
                                                             end
             M_E = 1'b1; //ALU1->E
415
                                                  473
                                                             df8_a:begin
             M_F = 3'b001;
416
                                                  474
                                                               M_A = 2'b10;
417
           end
                                                  475
                                                               M_B = 1'b1;
418
                                                  476
           df4_b:begin
                                                               MUL_flag = 1'b0;
419
                                                  477
             MUL_flag = 1'b1;
                                                               mac1\_alu\_en = 1'b1;
420
                                                  478
             mac1\_alu\_en = 1'b1;
                                                               mac_alu_en = 1'b1;
                                                  479
421
             mac_alu_en = 1'b1;
                                                               alu1_en = 1'b1;
422
                                                  480
             alu1_en = 1'b1;
                                                               M_C = 3'b010; //shift->C
423
                                                  481
             M_A = 2'b10;
                                                               M_E = 1'b1; //ALU1->E
424
                                                  482
             M_B = 1'b1;
                                                               M_F = 3'b011; //R1->F
                                                  483
             M_C = 3'b010; //shift->C
                                                             end
                                                  484
```

```
mac_alu_en = 1'b1;
485
                                                  543
           df8_b:begin
                                                               alu1_en = 1'b1;
486
                                                  544
                                                               M_C = 3'b010; //shift->C
             M_A = 2'b10;
487
                                                  545
             M_B = 1'b1;
                                                               M_E = 1'b1; //ALU1->E
                                                  546
             MUL_flag = 1'b1;
                                                               M_F = 3'b101;
                                                  547
489
             mac1\_alu\_en = 1'b1;
                                                             end
490
                                                  548
             mac_alu_en = 1'b1;
                                                  549
491
             alu1_en = 1'b1;
                                                             df12_b:begin
492
                                                  550
             M C = 3'b010: //shift->C
                                                  551
                                                               M A = 2'b10:
493
             M_E = 1'b1; //ALU1->E
                                                               M_B = 1'b1;
494
                                                  552
             M_F = 3'b011; //R1->F
                                                               MUL_flag = 1'b1;
                                                  553
495
           end
                                                               mac1\_alu\_en = 1'b1;
                                                  554
496
           df9:begin
                                                               mac_alu_en = 1'b1;
                                                  555
497
             M_A = 2'b10;
                                                               alu1_en = 1'b1;
498
                                                  556
                                                               M_C = 3'b010; //shift->C
             M_B = 1'b1;
499
                                                  557
             M_C = 3'b010; //shift->C
                                                               M_E = 1'b1; //ALU1->E
500
                                                  558
             M_E = 1'b1; //ALU1->E
                                                               M_F = 3'b101;
                                                  559
501
             shifter_en = 1'b1;
                                                             end
502
                                                  560
             M_F = 3'b010;
                                                  561
           end
                                                  562
                                                             df13:begin
           df10_a:begin
                                                               M A = 2'b10:
505
                                                  563
             M_A = 2'b10;
                                                               M_B = 1'b1;
506
                                                  564
             M_B = 1'b1;
                                                               shifter_en = 1'b1;
507
                                                  565
             MUL_flag = 1'b0;
                                                               M_C = 3'b010; //shift->C
508
                                                  566
             mac1\_alu\_en = 1'b1;
                                                               M_E = 1'b1; //ALU1->E
509
                                                  567
             mac_alu_en = 1'b1;
                                                               M_F = 3'b010;
510
                                                  568
             alu1_en = 1'b1;
             M_C = 3'b010; //shift->C
                                                  570
                                                             end
512
             M_E = 1'b1; //ALU1->E
                                                             df14_a:begin
513
                                                  571
514
             M_F = 3'b100; //R1->F
                                                  572
                                                               M_A = 2'b10;
           end
                                                               M_B = 1'b1;
515
                                                  573
                                                               MUL_flag = 1'b0;
516
                                                  574
           df10_b:begin
                                                               mac1\_alu\_en = 1'b1;
517
                                                  575
             M_A = 2'b10;
                                                               mac_alu_en = 1'b1;
518
                                                  576
             M_B = 1'b1;
                                                  577
                                                               alu1_en = 1'b1;
519
             MUL_flag = 1'b1;
                                                               M_C = 3'b010; //shift->C
520
                                                  578
             mac1\_alu\_en = 1'b1;
                                                               M_E = 1'b1; //ALU1->E
521
                                                  579
             mac_alu_en = 1'b1;
                                                               M_F = 3'b110; //R1->F
522
                                                  580
             alu1_en = 1'b1;
                                                             end
523
                                                  581
             M_C = 3'b010; //shift->C
524
                                                  582
             M_E = 1'b1; //ALU1->E
                                                             df14_b:begin
525
                                                  583
             M_F = 3'b100; //R1->F
                                                               M_A = 2'b10;
                                                  584
           end
                                                               M_B = 1'b1;
527
                                                  585
                                                               MUL_flag = 1'b1;
528
                                                  586
           df11:begin //19
                                                               mac1\_alu\_en = 1'b1;
529
                                                  587
             M_A = 2'b10;
                                                               mac_alu_en = 1'b1;
530
             M_B = 1'b1;
                                                               alu1_en = 1'b1;
531
                                                  589
             shifter_en = 1'b1;
                                                               M_C = 3'b010; //shift->C
532
                                                  590
             M_C = 3'b010; //shift->C
                                                               M_E = 1'b1; //ALU1->E
533
                                                  591
                                                               M_F = 3'b110; //R1->F
             M_E = 1'b1; //ALU1->E
                                                  592
             M_F = 3'b010;
                                                  593
                                                             end
535
536
                                                  594
           end
                                                  595
537
           df12_a:begin
538
                                                  596
                                                             df15:begin
             M_A = 2'b10;
539
                                                  597
             M_B = 1'b1;
                                                               M_A = 2'b10;
540
                                                  598
             MUL_flag = 1'b0;
                                                               M_B = 1'b1;
541
                                                  599
             mac1\_alu\_en = 1'b1;
                                                               mac1\_alu\_en = 1'b1;
                                                  600
```

```
mac_alu_en = 1'b1;
                                             35 wire ready;
            M_E = 1'b1; //ALU1->E
                                             36 wire ready_df;
602
            M_F = 3'b110; //R1->F
                                                reg load;
603
                                             37
            ram_wr_en = 1'b1;
                                             38
                                                 reg valid;
            M_C = 3'b000;
                                                 wire scan_en;
605
                                             39
          end
                                             40
                                                wire [5:0] scan_state;
606
          endcase
                                                //RAM
                                             43 Cordic_memory MEM(
609
610 endmodule
                                                    .ADR(EAB),
                                             44
                                                    .DIN(EDB_OUT),
                                             45
                                                    .DOUT(EDB_IN),
                                                    .clk(clk),
                                             47
   A.6. Cordic top testbench
                                                    .wr_en(ram_wr_en),
                                                    .rd_en(ram_rd_en)
                                             49
                                             50
```

```
//Verilog HDL for "fc_example", "
                                               51
       Cordic_top_tb" "functional"
                                               52
                                                 fc_example Cordic_top(
                                                    .clk(clk),
4 module fc_example_tb;
                                                    .reset(reset),
                                               55
                                                    .EAB(EAB),
                                               56
6
                                                    .EDB_IN(EDB_IN),
   parameter CYCLE = 20;
                                                    .EDB_OUT(EDB_OUT),
                                               58
8 reg clk;
                                               59
                                                    .ram_wr_en(ram_wr_en),
9 reg reset;
                                                    .ram_rd_en(ram_rd_en),
                                               60
   reg start;
10
                                                     .ready(ready),
11
                                                    .ready_df(ready_df),
                                               62
12
                                                    .load(load),
                                               63
13
                                                    .valid(valid),
   initial
14
                                                    .scan_en(scan_en),
15 begin
                                                    .scan_state(scan_state)
                                               66
     clk <= 1'b0;
                                                  );
                                               67
     reset <= 1'b0;
17
                                               68
     #CYCLE
18
     reset <= 1'b1;
19
                                                  initial
                                               70
     #CYCLE
                                                  begin
     reset <= 1'b0;
                                                  load = 0;
   end
22
                                                    valid = 0;
23
                                                    #(10*CYCLE)
                                               74
   always#(CYCLE/2)
                                                    load = 1;
                                               75
     clk \ll -clk;
                                                    #(CYCLE)
26
                                                    load = 0;
27
                                                    #(20*CYCLE)
                                               78
28
                                                    valid = 1;
                                               79
                                                    #(CYCLE)
30 wire [31:0] EAB;
                                                    valid = 0;
                                               81
31 wire [31:0] EDB_IN;
                                                  end
                                               82
32 wire [31:0] EDB_OUT;
                                               83
33 wire ram_wr_en;
                                               84 endmodule
34 wire ram_rd_en;
```