ICD Final Report

Group ID: G_18

Group Name: 積電好難><

Student ID: b08901179

Name: 陳奕瑒

RTL Report

Testbench	Pass (Pass/Fail)				
Clock Cycle	10 (ns)				
Total Time	11330 (ns)				

Synthesis Report

Testbench	Pass (Pass/Fail)
No Latch	Pass (Pass/Fail)
Clock Cycle	10 (ns)
Cell Area(A)	271984.582(um²)
Total Time(T)	11330 (ns)

Cell Area: Please report **Total cell area**

APR Report

Testbench	Pass (Pass/Fail)
No Error(x)	Pass (Pass/Fail)
Clock Cycle	10 (ns)
Cell Area(A)	340063.906(um²)
Total Time(T)	11330 (ns)
$A*T^2$	43,653,629,542,923.4(ns ² *um ²)

Cell Area: Please report **Total area of Core**

Synthesis: No latch

pos1_y_reg

pos2_x_reg

pos2 y reg

pos3 x reg

pos3_y_reg

pos_x_reg

pos_y_reg

Inferred memory devices in process in routine core line 956 in file '/home/raid7 2/userb08/b08179/Final/01 RTL/core.v'. Width MB | Register Name Type Bus AR | AS SR SS ST | display counter reg Flip-flop 5 Flip-flop 4 Υ N Υ N N N a_reg N 1 N Υ N op_ready_reg Flip-flop N N N N Flip-flop 1 N N Y N N N N state_reg 4 Υ N N Υ N N Flip-flop N state reg 4 Υ Υ N N Flip-flop N N N b reg Υ 1 N N in_ready_reg Flip-flop N N N N Ÿ Flip-flop image register reg 2048 Υ N N N N N Υ Υ shift x reg Flip-flop 4 N N N N N Υ shift_y_reg Flip-flop 4 Υ N N N N N Y 1 N N N kernel_adjust_reg Flip-flop N N N Υ 8 Υ N N N N N counter_reg Flip-flop Y Y N N Flip-flop 8 N N N c_reg Υ 45 Υ N N N kernel_pos_y_reg Flip-flop N N Υ Υ kernel pos x reg Flip-flop 45 N N N N N Y Flip-flop 1 N N N N N N out valid reg Υ Υ out data reg Flip-flop 8 N N N N N Υ sort_col_p2_reg Υ N Flip-flop 8 N N N N Υ Υ 8 N N sort_col_p4_reg Flip-flop N N N Υ sort col p6 reg Flip-flop 8 Υ N N N N N Flip-flop 1 N N Y N N N N med_counter_reg 4 Υ Υ N N N N Flip-flop N pos1 x reg

4

4

4

4

4

5

Flip-flop

Flip-flop

Flip-flop

Flip-flop

Flip-flop

Flip-flop

Flip-flop

Υ

Υ

Y

Υ

Υ

N

N

N

N

N

N

N

Υ

Y Y

Υ

Υ

Υ

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

N

Statistics for MUX_OPs						
block name/line	Inputs	Outputs	# sel inputs	<u>-</u>		
core/632	256	8	8	- - T		
core/632	256	8	8	İ		
core/633	256	8	8	İ		
core/633	256	8	8	İ		
core/634	256	8	8	İ		
core/634	256	8	8	i		
core/635	256	8	8	İ		
core/635	256	8	8	İ		
core/639	256	8	8	İ		
core/948	256	8	8	İ		
Presto compilation completed successfully. Current design is now '/home/raid7_2/userb08/b08179/Final/01_RTL/core.db:core' Loaded 1 design. Current design is 'core'. Core						

APR: NanoRoute Innovus Result

