


Date - 19/08/19

P. -

(42)

## UNIT-4 MEMORY ORGANIZATION -

### MEMORY HIERARCHY -



\* CPU Register is the smallest & fastest memory.

\* Cache memory have very less space.

\* RAM (Primary Memory).

- Primary Memory
- Volatile
- Semiconductor.

Ram are divided into two types static & dynamic.


static RAM are made from use of flip-flop.

BIOS - Basic Input Output System Programme  
BIOS is also known as boot step loader.

Peripheral devices  $\rightarrow$  I/O devices.

ROM  $\leftarrow$  PROM  
EEPROM

EEPROM  $\rightarrow$  Electronic Erasable programmable  
Memory system in computer System.




## # READ-ONLY MEMORY (ROM) -

A ROM is essentially a memory device in which permanent binary information stores. The binary information must be specified by the designer & is then embedded in the unit to form the required interconnection pattern. ROM come with special internal electronic fuses that can be programmed for a specific configuration. Once, the pattern is established, it stays with the unit even when power is turned off & on again.

A ROM is a device that includes both the decoder & the OR gates within a single IC package. The connection b/w the output of the decoder & the inputs of the OR gates can be specified for each particular configuration.

NOTE - Generally, a  $2^k \times n$  ROM consisting a  $K \times 2^k$  decoder & n OR Gates. It contains K address lines (inputs). It contains  $2^k$  words of n bits each.



### BLOCK DIAGRAM OF ROM

$$\text{No. of words} = 2^K$$

$$\text{Capacity of ROM} = 2^K \times n \text{ bits}$$


$$\text{word size} = n \text{ bits}$$

$$\text{address lines} = K$$

Q  
=

$$4 \times 3 \text{ ROM} \Rightarrow 2^2 \times 3.$$

$2 \times 4$  decoder, address lines = 2 for gates = 3




$$2^R \times n = 2^b \times 3.$$

$2^4 \times 3.$

$Ex = 8 \times 3 \text{ ROM} \neq 16 \times 3 \text{ ROM} \neq 32 \times 4 \text{ ROM}$


For  $8 \times 3$  ROM -

$3 \times 8$  decoder, 3 OR Gates, 3 address lines,  
word size 3 bits, no. of word = 8



For  $16 \times 3$  ROM -

$4 \times 16$  decoder, 3 OR Gates, 4 address lines,  
word size 3 bits, no. of words = 16.



$$2^k \times 2^{-n}$$

$$\begin{array}{l} 8 \times 8 = 64 \\ 2^k \times 2^{-n} \end{array}$$

for 32x8 ROM.

5x32 decoder, 4 OR Gates, 5 address pins.  
word size 8, no. of words = 32.

Ex- 32x8 ROM.  $2^5 \times 8$ . | Here  $k=5$  &  $n=8$ .

(a)	Word size (output size)	8	= $n$
(b)	no. of word	32	= $2^k$
(c)	address pin lines	5	= $k$
(d)	Capacity (in byte)	$32 \times 8 / 8 = 32$ bytes.	
(e)	size of decoder	$5 \times 32$	= $K \times 2^k$
(f)	no. of OR Gates	8	= $n$ .

1 bit	0, 1	
4 bits	1 nibble	
8 bits	1 Byte	
$1024 (2^{10})$ byte	1 KB	
$2^{10}$ KB	1 MB	
$2^{10}$ MB	1 GB	
$2^{10}$ GB	1 TB	Tera
$2^{10}$ TB	1 PB	Peta
$2^{10}$ PB	1 EB	Eka
$2^{10}$ EB	1 ZB	Zeta
$2^{10}$ ZB	1 YB	Yotta
$2^{10}$ YB	1 Brontobyte (BB)	
$2^{10}$ BB	1 Geop Byte	

## # TYPES OF ROMs.

For small quantities it is more economical to use a second type of ROM called a Programmable Read Only Memory (PROM). When ordered, PROM units contain all 0's (0s's) in every bit of the stored words. The fuses in the PROM are blown by application of current pulses through the output terminals. A blown fuse defines one binary state & an unblown link represents the other states.

The hardware procedure for programming ROMs or PROMs is not changeable & once programmed, the fixed pattern is permanent & cannot be altered. A third type of ROM available is called Erasable PROM (EPROM), can be restructured to the initial value (all 0's or 1's). When an EPROM is placed under a special ultraviolet light for a given period of time, the shortwave radiation discharges the internal gates. After discharging the ROM returns to its initial state & can be reprogrammed. Certain ROMs can be erased with electrical signals instead of ultraviolet light, & these are called electrically erasable PROM (EEPROM). These ROMs can be used to erase data from the desired position.


→ +ve edge triggered.




→ +ve edge level triggered. (Synchronous).

## FLIP-FLOP

⇒ RS F/F.



## LOGIC DIAGRAM



## FLIP FLOP BLOCK DIAGRAM


$Q_t$	S	R	$Q_{t+1}$
0	0	0	0 (No change state)
1	0	0	1 (No change state)
0	0	1	0 (Reset state)
1	0	1	0 (Reset state)
0	1	0	1 (Set state)
1	1	0	1 (Set state)
0	1	1	forbidden state
1	1	1	forbidden state

## Characteristic Table

## # COMBINATIONAL & SEQUENTIAL CIRCUITS

Logic circuits for digital systems may be combinational or sequential. A combinational circuit consists of logic gates whose outputs at any time are determined directly from the present combination of inputs without regard to previous inputs / outputs. A combinational circuit performs a specific information processing operation fully specified logically by a set of Boolean functions.

Sequential circuits employ memory elements (binary cells) or feedback path in addition to logic gates. Therefore, their outputs are a function of the inputs & the state of the memory elements (previous output). The state of memory elements in turn, is a function of previous inputs.



Combinational Circuit

Sequential Circuit

There are two types of Sequential Circuits Synchronous & Asynchronous.

The behaviour of a Asynchronous circuit depends upon the order in which its input


signal change & can be affected by at any instant of time.

In Synchronous sequential circuit additional timing signals are used to control the output according to a specific time interval.


$Q_t$	00	01	11	10
$S$	1		X	1
$R$		X	1	1

$$\begin{cases} Q_{t+1} = S + \bar{R}Q_t \\ [SR=0] \text{ (both } S \text{ & } R \neq 1) \end{cases} \rightarrow \text{Characteristic equation.}$$

FF D-F/F.



Logic Diagram



Block Diagram.

$Q_t$	D	$Q_{t+1}$
0	0	0 Result
0	1	1 Set
1	0	0 Result
1	1	1 Set

0	1	D	0	1
0	0		1	1

$$Q_{t+1} = D \cdot \bar{S}$$

Characteristic Table


Characteristic equation.

(2)

## # D-K F/F

Characteristics Table :-

$Q_t$	$S$	$R$	$Q_{t+1}$
0	0	0	0 (No change)
0	0	1	0 (Reset)
0	1	0	1 (Set)
0	1	1	1 (Toggle/Complement)
1	0	0	1 (No change)
1	0	1	0 (Reset)
1	1	0	1 (Set)
1	1	1	0 (Toggle/Complement)




characteristics


equation.

$$Q_{t+1} = Q_t K + \bar{Q}_t S + D$$

feedback connection (toggle)



LOGIC DIAGRAM



BLOCK DIAGRAM


(4)

#F Q-T flipflop.



Characteristics Table

$Q_t$	T	$Q_{t+1}$
0	0	0 (No change)
0	1	1 (Toggle)
1	0	1 (No change)
1	1	0 (Toggle)

Block Diagram.




$$\begin{array}{|c|c|c|} \hline & Q_t & T \\ \hline 0 & 0 & 0 \\ \hline 0 & 1 & 1 \\ \hline 1 & 0 & 1 \\ \hline 1 & 1 & 0 \\ \hline \end{array} \quad Q_{t+1} = Q_t T + Q_t \bar{T} \rightarrow \text{characteristic equation.}$$

Logic Diagram# BINARY CELL -  
↓ Select

$\uparrow$   
R/W  
(Read/write control  
input)

BLOCK  
TOGGLE DIAGRAM


(5)



R/W ( 1 for read & 0 for write )  
LOGIC DIAGRAM

The Binary Storage cell is the basic building block of a memory unit. The binary cell stores one bit in its internal flip-flop. It has three inputs & one output.

The select input enables the cell for reading or writing & the read/write input determines the cell operation when it is selected. A 1's in the read/write input provides the read operation by forming a path from the flip-flop to the output terminal. A 0's in the read/write input provides the write operation by forming a path from the input terminal to the flip-flop.



## If LOGICAL CONSTRUCTION OF 4X3 RAM.


$4 \times 3 = 2^2 \times 3 = 2^2 \times n$ .       $2^k \rightarrow$  no. of words  
 no. of binary cell = 12.       $n \rightarrow$  word size.  
 address lines = 2      (input/output size).  
 no. of words = 4       $2^k \times n \rightarrow$  capacity (64b).  
 word size = 3.  
 capacity = 12 bits

## 2 -> Memory Organization (Memory Decoding -

no. of AND Gate = 4.  
 no. of Input/gate = 2.

for,  $1024 \times 1$ .  
 Decoder Size =  $10 \times 2^10$   
 no. of AND Gate =  $2^{10}$ .  
 no. of Input/Gate = 10.

(7)



③

## e.g. # MEMORY EXPANSATION -

Two ways to increase memory -

- \* We increase no. of words
- \* We increase word size.

e.g. Q  $1K \times 8$  RAM  $\rightarrow 1024 \times 8 \Rightarrow 2^{10} \times 8$ .

Using  $1K \times 8$  RAM make  $4K \times 8$  RAM &  $1K \times 16$  RAM


$\Rightarrow$  Given we have  $1K \times 8$  RAM & using this RAM chip construct (i)  $4K \times 8$  RAM or (ii)  $1K \times 16$  RAM.


In  $1K \times 8$  RAM chip.

- $\Rightarrow$  no. of words =  $1K = 1024$
- $\Rightarrow$  address line = 10.
- $\Rightarrow$  word size (I/O size) = 8 bit.
- $\Rightarrow$  Capacity =  $1K \times 8$ .

In  $4K \times 8$  RAM  $\rightarrow$

$$\text{ii) no. of RAM chips} = \frac{4K \times 8}{1K \times 8} = \frac{2^{12}}{2^{10}} = 4.$$






CONSTRUCTIONAL DIAGRAM OF 4K X 8 RAM .

Q In  $1K \times 16$  RAM  $\rightarrow$   
 $\Rightarrow$  no. of RAM chips of  $1K \times 8 = \frac{1K \times 16}{1K \times 8} = 2$


Answer



iii


2K X 16 RAM. Design using of 1K X 8.

$$\text{no. of } 1K \times 8 \text{ chips} = \frac{2K \times 16}{1K \times 8} = 4.$$



2098

10000



### Q EXERCISE - 1 (A)

- (A) How many  $128 \times 8$  RAM chips are needed to provide a memory capacity of 2098 byte.
- (B) How many lines of the address must be used to access 2098 bytes? How many these lines are connected to the address inputs of all chip.
- (C) How many lines must be decoded for the chip select input? Specify the size of the decoder.

### Q EXERCISE - 2.

- (a) A Computer uses RAM chips of  $1024 \times 1$  capacity. (i) How many chips are needed & how should their address lines be connected to provide a memory capacity of 1024 bytes.
- (b) How many chips are needed to provide a memory capacity of 16K ( $16 \times 1024$ ) bytes? Explain in words how the chips are to be connected.

$$\Rightarrow \text{Answer exercise-1 (A)} \quad 2098 = \frac{2^{12} \times 2^3}{128 \times 8} = 16$$

(B) 11 lines, 7 ~~to~~ lines

(C) 4 lines,  $4 \times 16$ .

$$\text{Exercise-2 (B) (a)} \quad 1024 \times 8 = 18$$

$$(b) \quad \frac{2^{14} \times 2^3}{2^{10}} = 128 \text{ chips}$$

- Q Exercise 3 Circuit
- An Integrated RAM chip has a capacity of 1024 words of 8 bit each.
- (i) How many address & data lines are there in the chip?
  - (ii) How many chips are needed to construct a 16K x 16 RAM?
  - (iii) How many address & data lines are there in the 16 K x 16 RAM?
  - (iv) What size decoder is needed to construct the 16 K x 16 RAM from 1K x 8 RAM chips? What are the connections to the decoder & where are it's outputs connected?

Ans: (i) 10, 8

(ii) 32

(iii) 14 address lines

(iv) 4 x 16

# 2½D or 2.5D Memory Organization  
(Coincident decoding).

e.g. 1024 x 1 RAM

decoder size = 10 x 1024

AND Gate = 1024

Inputs / Gate = 10

$$\begin{array}{c} k+2 \\ \diagdown \\ 1+2 \\ \diagup \\ n+2 \\ \diagdown \\ n+2 \end{array}$$

v)

$$\frac{2^{10} \times 152}{2^{10} \times 8} = 2^5$$

$1024 \times 8$

(2)

input/output  
lines. (n).

### Q Exercise 3 circuit

An Integrated RAM chip has a capacity of 1024 words of 8 bit each.

- (i) How many address & data lines are in the chip?
- (ii) How many chips are needed to construct a  $16K \times 16$  RAM?
- (iii) How many address & data lines in the  $16K \times 16$  RAM?
- (iv) What size decoder is needed to construct the  $16K \times 16$  RAM from the  $1K \times 8$  RAM chips? What are the inputs to the decoder & where is its output connected?

Ans: (i) 10, 8

(ii) 32

(iii) 14 address lines

(iv)  $4 \times 16$ ,

#  $2\frac{1}{2}$ D or 2.5D Memory Organization.  
(Coincident decoding).

e.g.  $1024 \times 1$  RAM


decoder size =  $10 \times 1024$

AND Gate = 1024


Inputs / Gate = 10

Register is a collection of flip-flop

MAR - Memory Address Register





Memory Address



5 x 32  
Column decoder

32 AND gate  
5 input/gate

MSB





SC

31

V.GMP

## # MEMORY ADDRESS MAP .

CS1	CS2	RD	WR	Memory Function	State of Data Bus
1	0	0	1	write	Input data to RAM
1	0	1	X	read	Output data from RAM



CS1 = 1, CS2 = 0 (Read operation)

$$\text{no. of RAM chips required} = 4 = \frac{512 \times 8}{128 \times 8}$$

$$\text{no. of ROM chips required} = 1 + \frac{512 \times 8}{512 \times 8} \quad (14)$$

Address line or Address Bus both  
are same,

Q Construct a Computer System with 512 bytes of RAM & 512 bytes of ROM using the RAM chips  $128 \times 8$  & ROM chip  $512 \times 8$ .

Answer

<u>Component</u>	<u>Hexadecimal Range</u>	<u>Address Bus.</u>
RAM 1	0000H - 007FH	1 0 9 8 7 6 4 3 2 1 0 0 0 X X X X X X
RAM 2	0080H - 00FFH	0 0 1 X X X X X X
RAM 3	0100H - 017FH	0 1 0 X X X X X X
RAM 4	180H - 01FFFH	0 1 1 X X X X X X
ROM 1	0008H - 01FFH	1 X X X X X X X *

(0-127) → (00000H-0007F)

Q  
A


$$\begin{array}{r}
 & 856 \\
 & 120 \\
 & 8 \\
 & 84 \\
 \hline
 17 & 84 \\
 128 & 324 \\
 \hline
 16 & 127 \\
 & 16198 \\
 & 127 \\
 & 15 \\
 \hline
 128 - 255 & 7 \\
 \\ 
 127 \\
 17F \\
 1F. \\
 \hline
 180 \\
 77 \\
 1F. \\
 \\ 
 16) \cancel{511} (3.9F \\
 \underline{48} \\
 31 \\
 \underline{16} \\
 1F. \\
 \end{array}$$

(IS)  
(Input/Output)).

Address Bus.


10 9 8 7 6 5 4 3 2 1 | RD | WR |

Data Bus (8)



Exercise -

Q A ROM chip of  $1024 \times 8$  bits has four select input & operates from a 5V power supply. How many pins are needed for the IC package? Draw a block diagram & label all input & all outputs terminal in the ROM.



Total 24 Pins.

Exercise -

Q A computer Employee's RAM chips of  $256 \times 8$  & ROM chips of  $1024 \times 8$ . The computer system needs 2K bytes of RAM, 4K bytes of ROM & four interface units of four registers each. A memory-mapped I/O configuration is used. The two highest ordered bits of

The address bus are assigned to 00 for RAM, 01 for ROM & 10 for interface unit (Registers). -

- Q How many RAM & ROM chips are required?
  - Q Draw a memory map for the system.
  - Q Given the address range in the hexadecimal for the RAM, ROM & Interface.

Answer - Q No. of K-machines =  $\frac{2^{11} \times 8}{2^3 \times 6} = 2^3 = 8$

$$\text{No. of ROM chips} = \frac{2^{12} \times 8}{2^{10} \times 8} = 2^2 = 4$$

6

Address Bus

Component	Hexadecimal Range	16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1
RAM1	0000H - 00FFH	0 0 0 0 0 0 0 0 0 XXXXXXXX
RAM2	0100H - 01FFH	0 0 0 0 0 0 0 1 XXXXXXXX
RAM3	0200H - 02FFH	0 0 0 0 0 0 1 0 XXXXXXXX
RAM4	0300H - 03FFH	0 0 0 1 0 0 1 1 XXXXXXXX
RAM5	0400H - 04FFH	0 0 0 0 0 1 0 0 XXXXXXXX
RAM6	0500H - 05FFH	0 0 0 0 0 1 0 1 XXXXXXXX
RAM7	0600H - 06FFH	0 0 0 0 0 1 1 0 XXXXXXXX
RAM8	0700H - 07FFH	0 0 0 0 0 1 1 1 XXXXXXXX
ROM1	2000H - 23FFFH	0 1 0 0 0 0 0 XXXXXXXX
ROM2	2400H - 27FFFH	0 1 0 0 0 0 1 XXXXXXXX
ROM3	2800H - 2BFFFH	0 1 0 0 1 0 XXXXXXXX
ROM4	2C00H - 2FFFFH	0 1 0 0 1 1 XXXXXXXX
Interface	4000H - 400FH	1 0 0 0 0 0 0 0 0 0 0 XXXX

Total Register  
= 7 x 4 (15)

(18)

## # $2^{1/2}$ or 2.5 MEMORY ORGANIZATION (COINCIDENT DECODING) -

In 2D organization for designing  $2^R \times n$  RAM, we require a decoder with  $K$  inputs &  $2^K$  outputs i.e.,  $2^K$  AND Gates with  $R$  inputs per gate. We can reduce the total no. of gates & the inputs per gates by employing two decoders (a row decoder & a column decoder), which one decoder performs the row selection & other performs the column selection. Therefore, we only require two decoder of size  $K/2 \times 2^{K/2}$ .

for example - If  $K=10$ , in 2D organization  
~~we require  $10 \times 2^{10}$  size decoder with~~  
we require  $10 \times 2^5$  size decoder with  
1024 AND Gates of 10 inputs each.


But in  $2^{1/2}$  D organization we only require two decoders of size  $5 \times 32$  with 32 AND Gates of total no. of AND Gates  $(32+32) 64$  of 5 inputs each.

## # ASSOCIATIVE MEMORY - (CONTENT ADDRESSABLE MEMORY (CAM)) -


P.T.O.

(14)

### \* BLOCK DIAGRAM OF CAM -



\* ASSOCIATIVE MEMORY OF m WORDS & n CELLS/WORD



# MASKING (AND Operation).

$$\begin{array}{r}
 A = 11\ 01\ 01\ 01\ 11\ 110\ 001\ 00 \\
 \text{AND } R = 11\ 111\ 111\ 111\ 000\ 000 \\
 \hline
 11\ 01\ 01\ 01\ 11\ 110\ 000\ 00
 \end{array}$$

(20)

## # CACHE MEMORY

(Imp)

### \* LOCALITY OF REFERENCE -


Analysis, of a large no. of programmes as shown that the references to memory at any given interval of time tends to be confined within a few localized area in memory. This phenomenon is known as the property of locality of references. When a programme loop is executed, the C.P.U.

readily refers to the set of instructions in memory that within the loop. Everytime a given sub routine (sub program or function) is called, it's set of instructions are called from memory. Therefore, loops & sub routines tends to localised the reference to memory for fetching instructions.

The fundamental idea of cache organization is that by keeping the most frequently accessed instructions & data in the fast & small cache memory, the average memory access time will increase near to the C.P.U's access rate. If the active portion of the programme & data are placed in a fast small memory, the average memory access time can be reduce. Thus, reducing the total execution time of the programme. The cache memory is placed b/w the C.P.U. & a main memory.

(2D)

The basic operation of cache is as follows - When the C.P.U. needs to access the memory, the cache is examined. If the word is found in cache<sup>(cache hit)</sup>, it is read from the cache memory. If the word addressed by the C.P.U. is not found in the cache<sup>(cache miss)</sup>, the main memory is accessed to read the word.



The performance of cache memory is frequently measured in terms of a quantity called hit ratio. When the C.P.U. refers to memory & finds the word in the cache it is said to produce a hit (cache hit). If the word is not found in the cache, it is in main memory & it counts as a miss (cache miss).

$$\text{hit ratio} = \frac{\text{no. of cache hits}}{\text{(no. of cache hits + no. of cache miss)}} \downarrow$$

TOTAL REFERENCES

NOTE -

Cache Memory has two parts L<sub>1</sub> which is primary & L<sub>2</sub> which is secondary.  
fastest Order { L<sub>1</sub> > L<sub>2</sub> }.

(22)

Ex- <sup>(Imp)</sup>

Calculate the average memory access time of a computer system with cache access time of 100ns, a main memory access time of 1000ns & a hit ratio of 0.9.

Solution-

$$\begin{aligned} \text{Total average access time} &= (\text{Hit ratio} \times \text{cache access}) \\ &\quad + (\text{Remaining Hit Ratio} \times (\text{Cache access} + \text{main memory access})) \\ &= 0.9 \times 100 + 0.1 \times (100 + 1000) \\ &= 200 \text{ ns}. \end{aligned}$$

## # TYPES OF CACHE ORGANIZATION-


The transformation of data from main memory to cache memory is referred to as mapping process. Three type of mapping procedure are used when considering the organization of cache memory.

- \* ASSOCIATIVE MAPPING

- ~~(Imp)~~ \* DIRECT MAPPING

- \* SET-ASSOCIATIVE MAPPING

- \* ASSOCIATIVE MAPPING - (In octal  $\Rightarrow$  3 bit).




(23)

## DISADVANTAGES

- \* Associative Memories are expensive compare to Random Access Memories (RAM) because of the added logic associated with each cell.



## \* DIRECT MAPPING



If  $n$ -bits Main Memory Address &  $K$ -bits Cache Memory Address.

Index field -  $K$  bits.

Tag field -  $(n-K)$  bits.



(24)

## \* DISADVANTAGES OF DIRECT MAPPING.

The disadvantage of direct mapping is that two words with the same index in their address but with different tag values cannot reside in cache memory at the same time.

We can organize direct mapping cache organization with no. of blocks size. In this case the index field is divided into two parts - the block field part & the word field part. The tag field stored within the cache is common to all words of the same block. Everytime a cache miss occurs, an entire block must be transferred from main memory to cache memory.

	Index	Tag	Data
Block 0	000	010	3456
	:	:	:
	007	01	2225
Block 1	010	--	--
	:		
	017	--	--
Block 63	770	02	655
	:		
	777	02	555
Total Cache Memory			

If each block has 8 words  
 Block → words →

6	6	3
---	---	---

Tag → Index →  
 (9) → 15 →

$$\begin{array}{r} 64 \times 16 \\ \hline 2^6 \times 1 = 64 \\ \hline 2^6 \end{array}$$

Data  $\rightarrow$  16.



$2^7$   
25

### EXERCISE -

Q A Digital Computer has a memory unit of  $64K \times 16$ . & a cache memory of 1K words. The cache uses direct mapping with a block size of four words.

- How many bits are there in the tag, index, block & word fields of the address format?
- How many bits are there in each word of cache, How are they divided into functions? Include a valid bit.
- How many blocks can the cache accommodate

Solutions - (a)



$6+16 +$  include a valid bit  
23.

(c)  $256$ .

## # SET ASSOCIATIVE MAPPING -

The third type of cache organization, called set-associative mapping, is an improvement over the direct mapping organization. The advantage of cache can store two or more words of memory under the same index addresses.

Each data word is stored together with its tag & the no. of tag data items in one word of cache is said to form a set.

In General, a set associative cache of set size  $K$  will accommodate  $K$  words of main memory in each word of cache.

When the C.P.U. generates a memory reference, the index value of the address is used to access the cache. The tag field of the C.P.U. address is then compared with both tags ( $K=2$ ). In the cache to determine if a match occurs. The comparison logic is done by an associative search of the tags in the set similar to an associative memory search. Therefore, the name set associative. The hit ratio will improve as the set size increases because more words with the

$$\frac{2^11}{2^2} \quad \frac{2^10}{2^2}$$

Q7

same index but different tags can reside in cache.

### Two way Associative Mapping Cache.


Index	Tag	Data	Tag	Data	(K=2)
000	01	3450	02	6710	one word of cache
1					=
1					two words of main memory
1					
1					
1					
777	00	2310	03	5543	

Ans two way  
Exercise

Q A two way set associative cache memory uses blocks of 4 words. The cache can accomodate a total of 2048 words from main memory. The main memory size is 128K x 32.

(a) formulate all information required to construct the cache memory.

(b) What is the size of cache memory.



(b) 78 bits.

$$\text{size} = 1024 \times 78 \text{ bit}$$

28

## # WRITING INTO CACHE -

There are two approaches used for writing into cache.

### \* WRITE THROUGH APPROACH -

The simplest & most commonly used procedure is to update main memory with every memory write operation, with cache memory being updated in parallel. If it contains the word at the specified address. This is called the write through method. This method has the advantage that main memory always contains the same data as the cache.

### \* WRITE BACK APPROACH -

The second procedure is called the write back method. In this method only the cache location is updated during a write operation. The location is then marked by a flag so that later when the word is removed from the cache it is copied into main memory.

Set  $\rightarrow$  block  $\rightarrow$  works.  
(line)

## # VALID BIT -


After initialization the cache is considered to be empty, but in effect it contains some non-valid data. Therefore, a single bit is included with each word stored in cache to indicate whether or not words contain valid data, this bit is known as valid bit.

The introduction of the valid bit means that a word in cache is not replaced by another word unless the valid bit is said to 1 (one). If the valid bit happens to be 0 (zero), the new word automatically replaces the invalid data.

(Ans) 2<sup>nd</sup> Sessional Start -

## # VIRTUAL MEMORY - (15 marks).


- Dynamic address translation
- Address Space / (Virtual address space).
- Memory Space ..



Generally, the size of virtual memory is greater than size of main memory.

C.P.U

Virtual address




The above process is known as dynamic address translation.

The conversion of virtual address into main memory address with the help of mapping table automatically in dynamic time, is known as dynamic address translation (mapping).

# PARTITION  $\leftarrow$  Fixed Variable. (Address Mapping).

\* ~~fixed~~ fixed or paging -  
(Partition the address space of memory space into fixed size).




Virtual address = Address Space = 13 bits

Real or Physical address = Memory or Main Memory Space = 12 bits

Programs/C.P.U always generate virtual addresses.

If C.P.U called page is not found in main memory then a signal is generated & this signal is known as Page fault.


Virtual Address (13 bits)



Page No. → Displacement →

OR offset OR word no. OR Line no.


Real Address (12 bits)



Block No. → Displacement →

OR offset OR word no. OR Line no.

# Q flow Virtual Address Map to Real Address!



## Temporary register MEMORY TABLE IN PAGING SYSTEM

Q An address space is specified by 24 bits.

→ The corresponding memory space by 16 bits.

(a) How many words are there in the address space?

(b) How many words are there in the memory space?

(c) If a page consist of 2K words, how many pages & blocks are there in the system..

$$2^{24-1} \quad (13)$$

~~2<sup>12</sup>~~ ~~2<sup>10</sup>~~ ~~2<sup>10</sup>~~  
~~2K~~ Address Space bit

Answer - (a)  $\frac{2^{24}}{2^2} = 2^4 \cdot 2^{10} \cdot 2^{10} = 2^4 M = 16M.$

(b)  $2^{16} = 2^6 \cdot 2^{10} = 64K.$


(c)  $\frac{2^{24}}{2K} = \frac{2^{14} K}{2K} = 2^{13} \text{ (No. of pages)}$

$\frac{2^{16}}{2K} = \frac{2^6 K}{2K} = 2^5 \text{ (No. of blocks)}$

Size of a page = Size of a block = Size of

## SEGMENTATION


Segments.




Variable Size Partitioning.

## # SEGMENTED PAGE MAPPING -

K ————— LOGICAL ADDRESS ————— K



⇒ K ————— Logical Address ————— K




(Real Address)

Q) A logical address space in a computer system consist of 128 segments. Each segment can have upto 32 pages of 4K words in each. Physical memory consists of 4K words for each of 4K words in each. blocks formulate the logical & physical address formats -

Solution



logical Address



Real Address

(Associative memory) -

## # TLB (Translation Lookaside buffer).

TLB is a type of associative memory which is used to store the mapping table of virtual memory.

PAGE

## # REPLACEMENT ALGORITHMS

\* When a page fault occurs in a virtual memory system, it signifies that the page referenced by the C.P.U is not in main memory. A new page is then transferred from auxiliary memory to main memory. If main memory is full, it would be necessary to remove a page from a memory block to make room for the new page. Therefore, the policy a page replacement algorithm is used for choosing pages to remove from the main memory. Some algorithms are -

\* FIFO (First In First Out) Algorithm

Select for replacement the page that has been in memory the longest time.

## \* LRU (Least Recently Used) Algorithm-

This algorithm select the page for replacement that least recently used.

Exercise -

Q 1 A virtual memory has a page size of 1K words. There are 8 pages & 4 blocks. The associative memory page table contains the following entries.

Page	Block
0	3
1	1
4	2
6	0

make a list of all virtual addresses (in decimal) that will cause a page fault if used by the C.P.U.

Q 2- A virtual memory system has an address space of 8K words, a memory space of 4K words, & page block size of 1K words. The following page reference changes occur during a given time - interval.  
~~If the same~~ If the same is referenced again determine the four pages that are reside in <sup>main</sup> memory after each page referenced change if the replacement

algorithm used is

(a) FIFO & (b) LRU.

Reference string

4 2 0 1 2 6 1 4 0 1 0 2 3 5 7

Solution (1) Exercise Q 1 Answer

Page fault occur in Page 2, 3, 5 & 7.

for the address list are -

Virtual Address List -

2 - (2048 - 3071)

3 - (3072 - 4095)

5 - (5120 - 6145)

7 - (7168 - 8191)

Solution (2)

(a) Using FIFO.

			0	0	0	2	2	2	4	4	4
4	2	4	4	4	6	6	6	6	6	5	5
(4)	(2)	(0)	(1)	(6)	(9)	(2)	(3)	(5)	(7)		

Total Page Fault = 10.

(b) Using LRU

			0	0	0	2	2	2	4	4	4
4	2	4	9	4	6	6	6	6	6	0	0
(4)	(2)	(0)	(1)	(6)	(9)	(4)	(0)	(2)	(3)	(5)	(7)

Total Page Fault = 11.