

UNIT-3

HARDWIRED CONTROL & MICROPROGRAM CONTROL -

There are two major types of control organization - hardwired control & microprogram control.

In the hardwired control organization, the control logic is implemented with logic gates, flip/flops, decoders, & other digital circuits. It has the advantage that it can be optimized to produce a fast mode of operation.

A Hardwired control as the name implies requires changes in the wiring among the various components if the design has to be modified or changed. A hardware control unit for

In the microprogram organization the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microoperations. In the microprogrammed control, any required changes or modification can be done by updating the micro-program in control memory.

Hardwired Control comes under Reduce instruction set collection & microprogram comes under complete ISC.






Fig: Block Diagram of Hardwired Control Unit
for basic computer.

~~ex-~~
 $D_{T_4} : SC \leftarrow 0.$
 $T_0 : AR \leftarrow PC$

* Block Diagram of Micro programmed control organization



SINGLE BUS ORGANIZATION



INSTRUCTION CYCLE

A program residing in the memory unit of the computer consists of a sequence of instructions. The program is executed in the computer through a cycle for each instruction. Each instruction cycle is subdivided

into a sequence of sub-cycles or phases.
The following phases are as follow-

- (i) fetch ^{an} instruction from memory. (Fetch cycle).
- (ii) Decode the instruction. (Decode cycle).
- (iii) Read the effective address from memory if the instruction has an indirect address.
- (iv) execute the instruction. } Execution cycle.

This process continues unless a HALT instruction is encountered.

* FETCH + DECODE CYCLE -

$$T_0 : AR \leftarrow PC$$

$$T_1 : IR \leftarrow M[AR], PC \leftarrow PC + 1$$

$$T_2 : D_0, D_1, \dots, D_{15} \leftarrow \text{Decode } IR(12, 13, 14), \\ AR \leftarrow IR(0 \dots 11), I \leftarrow IR(15)$$

During fetch cycle following steps are performed -

- (i) No transfer the content of PC into the MAR or AR. The control signal does this by acting the control signal that opens the gates b/w the bits of PC & the bits of MAR or AR.
- (ii) No read a word from memory into the MDR & increment the PC. The control unit does this by the

following control signals -

- (a) A control signal that opens gates & allows the content of the MAR to be placed onto the address bus.
- (b) A memory read control signal on the control bus.
- (c) A control signal that opens gates & allows the content of the data bus to be stored in the MDR.
- (d) A control signal to logic that adds one to the content of the PC & stores the result back to the PC.

(iii) To read the instruction from MDR into the register IR. The control unit sends a control signal that opens gates b/w the MDR & IR.

* $R_{in}^o = 1$ or $R_{in}^o \rightarrow -$

(iv) Data on the bus are loaded into R_i^o .

* $R_{out}^o = 1$ or $R_{out}^o \rightarrow -$

Contents of register R_i^o are placed on the bus.

* $R_{i\text{out}} = 0$ or $R_{i\text{out}} \rightarrow$.

for can be used for transferring data from other registers.

Ex- $R_1 \leftarrow R_4$.

~~R_4~~ $R_{4\text{out}} = 1$.

$R_{1\text{in}} = 1$.

Ex- $R_1 \leftarrow R_2 + R_3$.

Sequence of control signal are -

1. $R_{2\text{out}} = 1$, $Y_{in} = 1$.

2. $R_{3\text{out}} = 1$, Select Y, Add, $Z_{in} = 1$.

3. $Z_{out} = 1$, $R_{1\text{in}} = 1$.

* Memory Read Operation (Control signal for)

1. $R_{i\text{out}}$, MAR_{in}, Read.

2. MDR_{in}, WMFC.

3. MDR_{out}, R_{iin}.

where WMFC is the control signal that causes the processor to wait for the arrival of the MFC (memory function completed) signal.

* Storing a word in memory

Let the content of RL is to be stored in location X.

1. X_{out} , MAR_{in} .
2. $R2_{out}$, $MDR_{in} = 1$, Write.
3. MDR_{out} , $WMFC$.

~~M. Rmp.~~

EXECUTION OF A COMPLETE INSTRUCTION

~~lt+~~ ADD [m], R1: $R1 \leftarrow R1 + [m]$.

1. PC_{out} , MAR_{in} , Read, Select (constant), Add, Z_{in} .
2. Z_{out} , PC_{in} , Y_{in} , $WMFC$.
3. MDR_{out} , IR_{in} .
4. $[X]_{out}$, MAR_{in} , Read.
5. $R1_{out}$, Y_{in} , $WMFC$.
6. MDR_{out} , Select Y , Add, Z_{in} .
7. Z_{out} , $R1_{in}$, End.

From Step 1 to 3 Fetch cycle.
From Step 4 to 7 Execution cycle.

~~ex-Q~~ Write the sequence of control steps required for the single bus organization structure for the following instructions.

- (a) Add the immediate number to the content register $R1$.
- (b) Add the content of memory location X to the content of register $R1$.
- (c) Add the content of memory location whose address is at memory location X to the content of register $R1$.

Solutions -

(a) ADD RI, 25 : $RI \leftarrow RI + 25$.

(b). ADD RI, X : $RI \leftarrow RI + M[X]$.

(c) ADD RI, X : $RI \leftarrow RI + M[M[X]]$.

(a) Single Bus Organization Structure -

Fetch & STEP - 1: PC_{out}, MAR_{in}, Read, Select constant, Add, Z_{in}.
 cycle - 2 Z_{out}, PC_{in}, WMFC.
 cycle - 3 MDR_{out}, IR_{in}.
Execute for cycles:
 - 4 PC_{out}, MAR_{in}, Read, Select constant, Add, Z_{in}.
 - 5 Z_{out}, PC_{in}
 - 6 R_{out}, Y_{in}, WMFC
 - 7 MDR_{out}, Select Y, Add, Z_{in}.
 - 8 Z_{out}, R_{in}, End.

(b). STEP 1 - PC_{out}, MAR_{in}, Read, Select constant, Add, Z_{in}.
 2 - Z_{out}, PC_{in}, WMFC.
 3 - MDR_{out}, IR_{in}.
 4 - PC_{out}, MAR_{in}, Read, Select constant, Add, Z_{in}.
 5 - Z_{out}, PC_{in}, WMFC
 6 - MDR_{out}, MAR_{in}, Read.
 7 - R_{out}, Y_{in}, WMFC
 8 - MDR_{out}, ^{Select Y} Add, Z_{in}.
 9 - Z_{out}, R_{in}, End.

(c) STEP 1 - to Step 6 are same as b.

7 - MDR_{out}, MDR_{in}, Read.
 8 - R_{out}, Y_{in}, WMFC.
 9 - MDR_{out}, Add, Z_{in}.
 10 - Z_{out}, R_{in}, End.

(call address) offset.

(Imp)

BRANCH INSTRUCTION

A branch instruction replaces the content of the programme counter (PC) with the branch target address. This address is obtained by adding an offset, X , to the updated value of the PC. Branch instructions are of two types: unconditional branch or conditional branch.

* UNCONDITIONAL BRANCH -

- Step - 1 PC_{out}, MAR_{in}, Read, Select const., Add, Z_m.
- 2 Z_{out}, PC_{in}, Y_m, WM~~ME~~WMF C.
- 3 MDR_{out}, IR_{in}.
- 4 Offset - field - of IR_{out}, Add, Z_m.
- 5 Z_{out}, PC_{in}, End.

* CONDITIONAL BRANCH -

In this case the status of condition codes is required to check before loading a new value into the PC. For example - For a branch on negative condition Step 4 is replaced with if $N = 0$

- 4 - Offset - field - of IR_{out}, Add, Z_m, if $N = 0$ then End. i.e., if $N = 0$ the processor returns to step 1 immediately after step 4.

If $n=1$ Step 5 is performed to a new value into the PC, thus performing the branch operation.

(jmp)

MAIN MEMORY & CENTRAL MEMORY-

- * A computer that employs a microprogram unit which have two separate memory, a main memory & central memory.
- * A main memory is available to the users for storing the programs. The contents of main memory further manipulated & every time that the program change.
- * The user program the main memory consists of machine instruction & data.
- * In contrast the central memory holds a fixed microprogram that can not be altered.
- * The microprogram consist of microinstruction that specify various internal control signals. for execution of register micro operation.
- * Each main instruction initiate a series of micro instruction in central memory
- * Those micro instruction generates the micro

operation to fetch the instruction from the main memory to evaluate the effective address to execute the operation specified by the instruction & return to the central the fetch phase in order to repeat the cycle for the next instruction.

- * The central memory address register (CMAR or CAR) specifies the address of micro instruction & the central data register (CDR) holds the micro instruction read from memory. The micro instruction contains a control word that specifies one or more micro operation for data processor.


The next address generator is sometimes called a micro-program sequencer as it determines the address sequence that is read from central memory. The address of the next micro instruction can be specified in several ways depending upon the sequencer inputs. The address depending sequencing capabilities required in a control memory are -

- i) Increment the control address register.
- ii) Unconditional or condition branch depending on status bit condition.
- iii) A mapping progress from the bits of the instruction to the address for

(Pv) central memory.
A facility for subroutine call & return.

(MMP)

BLOCK DIAGRAM OF MICRO PROGRAM OR SEQUENCES -




for Address Mapping. Answer →

The transformation from the instruction code bit to an address in control memory where the routine microprogram is located is referred to as a mapping processor.

A mapping procedure is a rule that transforms the instruction code into a control memory address for each operation code (Add, Sub, decode). There is a microprogram routine in control memory that execute the instruction.

Instruction
code
mapping bits
microprogram
instruction



0 1 0 1 1 0 0 (7 bits) (CAR address)

ex - 1 0 1 1
Let 0 1 0 1 1 0 0 0

ex - 0 1 1 1 0 0 0 0 0

microprogram that use subroutine must have procedure for storing the return address during a subroutine call & restoring the address during a sub-routine return.


This may be fulfilled by placing the increment output from the control address register into a (SBR) & branching to the beginning of the subroutine.

no. of task


Speed (s) = $\frac{n t_n}{(k+n-1) \times t_p}$ → time taken by non-pipeline system for task segments. t_p → time required for task.

PIPELINING -

Instructions - $I_1, I_2 + I_3$.



12 Unit Time (Non-Pipelining).



6 unit Time (Pipelining).

Q Arithmetic Pipelining of $A_i * B_i + C_i$.

