



## UNIT - 5

Date - 19/09/19

### INPUT/OUTPUT BUS & INTERFACE UNITS -




### BLOCK DIAGRAM OF INTERFACE -



CS	RSI	RSO	Reg. Selected.
0	X	X	None
1	0	0	Port A Reg
1	0	1	Port B Reg.
1	1	0	Control Reg.
1	1	1	Status Reg.

## # COMMUNICATION B/w C.P.U & I/O /memory (3-methods)

- (i) Separate data, Address & control lines of I/O Memory  
(then I/O Processor)
- (ii) Common Data & Address lines but separate control lines (Isolated I/O)
- (iii) Common Data, Address & control Buses for I/O & memory  
(Memory-mapped I/O)




## # ASYNCHRONOUS DATA TRANSFER -


(ex- E-mail, message, whatsapp)

\* Strobe - (It is a single control line).


\* Strobe -




Block Diagram of source - Initiated



Timing Diagram of source - Initiated.



Block Diagram of Destination - Initiated.




Timing Diagram of Destination - Initiated.


(tmp) \*\*\*

## # HANDSHAKING (Asynchronous Data Transfer) -


\* Source - Initiated -



Block Diagram




Timing Diagram





Sequence of Events

## \* Destination - Initiated -




Block Diagram



Data Valid.

Timing Diagram




Sequence of Events

NOTE - The transfer occurs b/w C.P.U & Interface Unit. strobe method is used & b/w interface unit & I/O device handshaking method is used.

## \* SERIAL ASYNCHRONOUS TRANSFER -

(ex- Keyboard, printer)



Serial Asynchronous data transmission

- Start Bit (1-bit / 0)
- Character Bit (n-bits (8/16 bits))
- Stop Bit (1 or 2 bits / 1)

Q If 10 character / second transfer. How many bits/sec transfer?

⇒ 100 bits/sec or 100 baud.

Exercise -

Q How many characters per second can be transmitted over a 1200 baud line in each of the following modes -

(Assume a character code of 8 bits)

- a) Synchronous serial transmission.  $\frac{1200}{8} = 150$
- b) Asynchronous serial transmission with two stop bits  $\frac{1200}{10.09} = 119.09$
- c) Asynchronous serial transmission with one stop bits.  $\frac{1200}{120} = 10$

Solution (i)  $1200 \text{ baud} = 1200 \text{ bits/sec}$

$$\text{ch} \times 8 = 1200$$

$$\text{ch} = \frac{1200}{8} = 150 \text{ characters/sec.}$$

(ii)  $1200 \text{ baud} = 1200 \text{ bits/sec.}$

$$\text{ch} \times 11 = 1200$$



$$\text{ch} = \frac{1200}{11} = 109.9 \approx 110 \text{ characters/sec}$$

(iii)  $1200 \text{ baud} = 1200 \text{ bits/sec.}$


$$\text{ch} \times 10 = 1200$$

$$\text{ch} = \frac{1200}{10} = 120 \text{ characters/sec}$$


## Modes Of Transfer



Data transfer from I/O Device to C.P.U



## \* INTERRUPT INTEGRATED I/O.





Speed. → Priority

(\*) (mp)

PRIORITY

\* DAZY CHAINING ^ INTERRUPT METHOD (serial Approach) -




Each device issues a signal called interrupt request & then C.P.U issues a signal called interrupt acknowledgement to Device 1. ( $PI = 1$  &  $PO = 0$ ) feasible

PI	RS	PO	Grable	VAD
0	0	0	0	
0	1	0	0	
1	0	1	0	
1	1	0	1	

- \* Advantages - Simplicity & Scalability.
- \* Disadvantages - \* Priority depends on the physical position of devices.  
 \* Propagation delay increases.  
 \* Failure of any device fails entire system.

## # PARALLEL PRIORITY INTERRUPT -



$IST \rightarrow$  Interrupt Status F/F  
 $IEF \rightarrow$  Interrupt Enable F/F (F/F always store one bit).  
 (overall control in the entire system)

~~\*\*\*~~  
Most Imp

## # INTERRUPT CYCLE -

At the end of each instruction cycle the C.P.U. checks IEN & the interrupt signal from IST. If either is equal to zero, control continues with the next instruction. If both IEN & IST are equal to one (1) the C.P.U. goes to an interrupt cycle. During interrupt cycle the C.P.U. performs the following sequence of micro-operations.

$SP \leftarrow SP - 1$  Decrement Stack Pointer

$M[SP] \leftarrow PC$  Push PC into stack.

$INTACK \leftarrow 1$  Enable interrupt acknowledgement.

$PC \leftarrow VA$  <sup>Transfer</sup> Vector address to PC


$IEN \leftarrow 0$  Disable further interrupts.

Goto fetch next instruction.

PC → Programme counter.

SP → Stack Pointer

## # DMA TRANSFER -



Initiated by DMA controller in idle state

DMA Transfer

Burst  
(bulk) Transfer.

Cycle Stealing.

When the DMA takes control of the bus system (buses), it communicates directly with the memory. The transfer can be made in several ways. In DMA burst transfer a block sequence consisting of a no. of memory words is transferred continuous burst. While the DMA controller is master of the memory busses. This mode of transfer needed for fast devices such as magnetic disc, where data transmission can not be stopped or slowdown until a entire block is transmitted.


An alternative technique called cycle stealing. Allows the DMA controller to transfer one data word at a time after which it must return control of the busses to the C.P.U. The C.P.U. only delays its operation for one memory cycle to allow the direct memory I/O transfer. to steal one memory cycle.

M.BMP

## # DMA CONTROLLER -

The C.P.U first initializes the DMA by sending the following information through the data bus (-

- i) The starting address of the P.R.O memory block where data are available (for read) or where data are to be




Block Diagram of DMA Controller

stored (for write).

- (ii) The word count, which is the no. of words in the memory block.
- (iii) Control to specify the mode of transfer such as read or write.
- (iv) A control to start the DMA transfer.

# DMA TRANSFER




Block Diagram of DMA Transfer

GMP

Note that - The RD (Read) & WR (Write) lines in the DMA controller are bidirectional. The direction of transfer depends on the status of the BG (Bus Grant) line. When BG = 0 the RD & WR lines allow the C.P.U. to communicate with the internal DMA registers. When BG = 1 the RD & WR lines are output lines from the DMA controller to the Random Access Memory (RAM) to specify the read or write operation for the data.

## # IOP (INPUT-OUTPUT PROCESS)



Block Diagram of a C.P.U. with I.O.P.

# # CPU-IOP Communication

## C.P.U. Operation

Send instruction to test IOP Path.

If status OK send start I/O information to IOP

Request IOP status

Check status word for correct transfer

continue

## IOP Operation

Transfer status word to memory location.

Access memory for IOP programme (I/O Command)

Conduct I/O transfer using DMA prepare I/O status report

I/O transfer complete interrupt C.P.U

Transfer status word to memory