

Register is made up of F/F
UNIT 7-1 (Register for holding temporary data)
(F/R store is bit)

REGISTER TRANSFER LANGUAGE (RTL) -

* MICRO INSTRUCTION OPERATIONS -
(ex-shift, load, count, Increment, decrement, etc.)

The operation executed on data stored in registers are called micro operations.

The set of micro operations is known as micro instructions. If the set of micro instructions is known as a micro program. ex -


The symbolic notation used to describe the micro operation transfer with arithmetic or logic operation among registers is called a register transfer language (RTL).

* REGISTER TRANSFER -

(i) General Purpose Register $\rightarrow R_1, R_2$

(ii) Special Purpose Register - (MAR) Memory address register.
(MDR) Memory Data register.
IR (Instruction Register)
SP (Stack Pointer), PC (Programme Count). A or AC (Accumulator).

* Block Diagram



If system have n bit Data bus then a Register of n bit

micro operations

(i)

$R_1 \leftarrow R_2$ (Single clock pulse)
(RTL statement)

(ii)


$R_1 \leftarrow R_2, R_3 \leftarrow R_2$. (same clock pulse)

(iii)

$P : R_1 \leftarrow R_2 \}$ conditioned statement
condition variable \rightarrow control function.

if $P = 1$ then $R_1 \leftarrow R_2$

Block Diagram of $(P : R_1 \leftarrow R_2)$.




EXERCISE - 1

Q Show the block diagram of the hardware that implements the following register transfer statement.

$y T_1 : R_2 \leftarrow R_1, R_1 \leftarrow R_2$.

Solution-



Q Represent the following conditional control statement by two register transfer statements with control functions.

If $P=1$ then $(R_1 \leftarrow R_2)$ else if ($Q=1$) then $(R_1 \leftarrow R_3)$.

Solution -


$$P : (R_1 \leftarrow R_2)$$

$$\bar{P}Q : (R_1 \leftarrow R_3)$$


Q Draw the block diagram for the hardware that implements the following statements -

$$x + y + z : AR \leftarrow AR + BR$$

\Rightarrow




Q $T_L : C \leftarrow A$ $T_S : C \leftarrow B$ Draw the block Diagram.




Exercise :

Q Design a digital circuit that performs the four logic operations of XOR, XNOR, NOR & NAND. Using two selection variables. Show the block diagram.


Answer:-




$$\begin{aligned} X \cdot T &= R_1 \leftarrow R_1 + R_2 \\ X' \cdot T &= R_1 \leftarrow R_2 \end{aligned}$$



$$\begin{array}{l} Q \\ \text{---} \\ \text{---} \end{array} \begin{array}{l} x : R_1 \leftarrow R_1 + R_2. \\ x'y : R_1 \leftarrow R_1 + 1 \end{array}$$



Q Show the hardware that increments the following RTL statement. Include the logic gates for the control function & draw the block diagram for the binary counter with a count enable input.
 $x y T_0 + T_1 + y' T_2 : AR \leftarrow AR + 1.$




No. of MUX = No. of bit of Register

BUS TRANSFER -

$$(R_1 \leftarrow C) = \text{BVS} \rightarrow C, R_1 \leftarrow \text{BVS}$$

* COMMON BUS SYSTEM (Using Multiplexor)


ex- 4- Registers with 4 bits each.




NOTE -

In general, a bus system will multiplex K registers of n -bits each to produce $n \times n$ -bits common bus. The no. of MUX needed to construct the bus is equal to n -bits. The size of each MUX must be $K \times 1$.

Q = Design a common bus of 2 Register with 4-bit.




TRI-STATE BUFFER -



Control Input (C)

$f = x \text{ if } (C = 1)$
 $\text{if } (C = 0) \Rightarrow \text{High impedance state & Open circuit}$

COMMON BUS SYSTEM USING TRI-STATE BUFFER -



Advantage:-

(only single decoder is used for whole bus system)

decoder output enable's & disables tri-state buffer gate.

MEMORY TRANSFER -

- * Consider a memory unit that receives the address from a register, called the address register (AR). The data are transferred to another register, called the data register (DR). The read operation can be stated as follows -

Read : $DR \leftarrow M[AR]$

• Memory word

This causes the transfer of information into DR from the memory word M selected by the address in AR.

- * The write operation transfers the information or content of a data register in a memory word M selected by the address stored in AR. The write operation is stated as follows -

Write : $M[AR] \leftarrow DR$

This causes the transfer of information from DR into the memory word M.


$S \text{ Cin}$	
0 0	$D = A + B$
0 1	$D = A + 1$
1 0	$D = A - 1$
1 1	$D = A + \bar{B} + 1$

A.L.U

Ex-Q) Draw the logic diagram for the first two stages.

S	$C_{in} = 0$	$C_{in} = 1$
0	$D = A + B$ (add)	$D = A + 1$ (increment)
1	$D = A - 1$ (decrement)	$D = A + \bar{B} + 1$ ($(A - B)$)


Solution-



CENTRAL PROCESSING UNIT (C.P.U.)


* The part of the computer that performs the bulk of data processing operations is called the central processing unit (C.P.U.). The C.P.U. is made up of three major parts - A.L.U., C.O., Register set. The Register set store intermediate data during the execution of the instructions. The A.L.U. performs the

required microoperations for executing the instruction. The Control Unit supervises the transfer of information among the registers & instructs the A.L.U. as to which operation to perform.



Block Diagram of C.P.U


GENERAL REGISTERS ORGANIZATION -



Since, Memory locations are needed for storing pointers, counters, return addresses, temporary result, & partial products during multiplication. Since, Memory Access is the most time consuming operation in a computer, it is more convenient & more efficient to store these intermediate value in the processor registers. The register communicate with each other & not only for direct data transfer, but also while performing various micro operations. Hence, it is necessary to provide a common unit that can perform all the arithmetic, logic & shift^{micro} operations in the processor.

CONTROL WORD

The control unit initiates a series of steps of micro operations. At any certain point of time some micro operations are to be initiated, while others remain idle. A string of individual bits that represent the various control signals known as a control word. Control words can be programmed to perform various micro operations on the components of the system. Each control word is a complete unique combination of bits.



Ex- $R_1 \leftarrow R_2 + R_3$.

$R_1 \quad R_2 \quad R_3 \quad OPR$

0	0	0	1	0	0	100
---	---	---	---	---	---	-----

$\text{let } + \Rightarrow 00100$.

Exercise -

Q A bus organized C.P.U. has 16 register with 32 bit each, an A.L.U., & a destination decoder.

- How many multiplexers are there in the A Bus & what is the size of each multiplexer?
- How many selection inputs are needed for MUX A & MUX B?
- How many inputs & output are there in the decoder?
- How many inputs & outputs are there in the A.L.U. for data, including input & output ~~carries~~ carries?
- formulate a control word for the system assuming that the A.L.U has 35 operation.

(a) Solution - 32, 16×1 , A.

(b) 4 Selection lines

(c) 4×16 -decoder

$\xrightarrow{\substack{\text{size of A Reg.} + \text{size of B Reg.} \\ + \text{Operation bits}}}$

(d) $7 \text{ inputs } + 32 + 1 \text{ output } \xrightarrow{\substack{\text{Input} \\ 4 \quad 4 \quad 4 \quad 6}} 32 + 32 + 1 = 65 \text{ bits} \xrightarrow{\substack{\text{Output} \\ = 32 + 1 = 33}}$

(e) $SEL_A | SEL_B | SEL_D | OPR$

Control Word = 18 bits

(A) Solution -

$$R_1 \leftarrow R_5 - R_6$$

$\boxed{0101 \mid 0110 \mid 0001 \mid 111100}$

Let $\Rightarrow 111100$.

(B) Specify the control word that must be applied to the processor to implement the following micro-operations.

(a) $R_1 \leftarrow R_2 + R_3$. 01001100100100

(b) $R_4 \leftarrow R_5$ (Transfer) 101xxx10000000

(c) $R_5 \leftarrow R_5 - 1$ (decrement) 101xxx10101110

(d) $R_6 \leftarrow \text{ShlR1}$ 001xxx11001111

(e) $R_7 \leftarrow \text{input}$. 000xxx11100000

Solution given -

input = 000 & output = 000.

$R_1 \rightarrow 001$

$R_2 \rightarrow 010$

!

$R_7 \rightarrow 011$

3 3 3 5
[SELA | SELB | SELD] OPR

← 14 →

STACK ORGANIZATION -

* REGISTER STACK -

A stack can be placed in a portion of a large memory or it can be organized as a collection of a finite set of memory words or registers. The stack pointer register (SP) consists of a binary number whose value is equal to the address of the word currently on top of the stack.

The one bit register (FULL) is said to be one when the stack is full. & the one bit register (EMPTY) is said to be one when the stack is empty. Initially, stack pointer is cleared to 0, if full is cleared to 0. & empty is said to 1.

* PUSH OPERATION -

$(SP \leftarrow SP + 1)$ Increment stack pointer.
 $\{ M[SP] \leftarrow DR \}$ Write item on top of the stack.
 $\{ \text{If } (SP = 0) \text{ then } (FULL \leftarrow 1) \}$ Check if stack is full
 $(EMPTY \leftarrow 0)$ Mark the stack not empty

* POP OPERATION -

$(DR \leftarrow M[SP])$ Read item from the top of the stack.

$(SP \leftarrow SP - 1)$ Decrement the stack pointer.
 (If $(SP = 0)$ then $(EMPTY \leftarrow 1)$) check if stack is empty
 $(FULL \leftarrow 0)$ mark the stack not full .




Fig:- Block Diagram of a 64(2^6) words stack.


Q If $SP = 000000$ in the stack,
 How many items are there in the stack if

- a) $FULL = 1$ & $EMPTY = 0$.
- b) $EMPTY = 1$ & $FULL = 0$.


Answer: a) 64
 b) 0.

MEMORY STACK -

A register stack can be implemented in a Random Access Memory (RAM). The implementation of stack in the C.P.U.



is done by assigning a portion of memory to a stack operation, using a processor register as a stack pointer. The programme counter (PC) points at the address of the next instruction in the program. The address register (AR) points at an array of data. That means, hold base address. The stack pointer (SP) points at a top of stack. The three register are connected to a common address bus, and either one can provide an address for memory. PC is used in fetch phase to read an instruction. AR is used during the execute phase to read an operand (data). SP is used to push or pop items into or from the stack.



Ex:- Compute memory with data, code & stack segments

Infix to Postfix, \rightarrow DS.

Qmp

Exercise -

Q The content of the top of a memory stack is 5320. The content of the stack pointer SP is 3560. A two word called sub-routine (function) instruction is located in memory at address 1120 followed by the address field of 6720 at location 1121. What are the content of programme counter (PC), SP & the top of the stack?



- (a) Before the call instruction is fetched from memory.
- (b) After the call instruction is executed.
- (c) After the return from sub-routine.

Hint - ~~CALL 16-bit address
RET~~

$$SP \leftarrow SP - 1$$

$$M[SP] \leftarrow PC$$

$$PC \leftarrow \text{effective-address}$$



INSTRUCTION FORMAT -

Operand	Operation	Mode
---------	-----------	------

- (a) In instruction format the bits of the instruction are divided into groups called fields. The most common fields found in instruction format are -
- (b) An operation code field that specifies the operation to be performed
- (c) An address field that designates a memory address or a processor register.
- (d) The mode field that specifies the way the operand or the effective address is determined.

The number of address field in the instruction format of a computer depends on the internal organization of its register. Most computers are classified into three types of C.P.U. organization -

(i) Single Accumulator Organization -

All operations are performed with an implicit accumulator register. The instruction format in this type of computer uses one address field.

ex - ADD x, where x is the address of the operand or effective address.

$$\text{ADD } x \Rightarrow \begin{matrix} A \\ \text{AC} \end{matrix} \leftarrow A + M[x].$$

ex - SUB x $\Rightarrow \begin{matrix} AC \end{matrix} \leftarrow AC + M[x].$

(ii) General Register Organization -

The instruction format in this type of computer needs three or two register address field.


ex - ADD (R1, R2, R3) $\Rightarrow R1 \leftarrow R2 + R3$
ADD (R1, R2) $\Rightarrow R1 \leftarrow R1 + R2.$

address field.

(iii) Stack Organization .-

Computers with stack organization would have PUSH & POP instructions which requires an address field. The stack pointer is updated automatically. Operation type instructions do not need an address field in stack organized

(7)



computers. This type of instructions are zero address field instructions.

- ex-
- (i) PUSH X.
 - (ii) ADD, MUL, SUB, XOR.

This operation has the effect of popping the two top numbers from the stack, adding the numbers & pushing the sum into the stack.

Exercise -

- Q WAP to evaluate the arithmetic statement $X = (A+B) * (C+D)$
- (a) Using a general register computer with 3- address instruction.
 - (b) With 2- address instruction.
 - (c) Using a accumulator type computer with one address instruction.
 - (d) Using a stack organized computer with zero - address operation instruction.

Solution -

Answer (a)

$\text{ADD } R1, A, B : R1 \leftarrow M[A] + M[B]$
 $\text{ADD } R2, C, D : R2 \leftarrow M[C] + M[D]$
 $\text{MUL } R3, R1, R2 : R3 \leftarrow R1 \times R2$
 $\text{MUL } X, R1, R2 : M[X] \leftarrow R1 * R2$

Answer (b)

$\text{MOV } R1, A : R1 \leftarrow M[A]$.
 $\text{MOV } R2, B : R2 \leftarrow M[B]$.
 $\text{ADD } R1, R2 : R1 \leftarrow R1 + R2$.

MOV R3, C : $R3 \leftarrow m[C]$
 MOV R4, D : $R4 \leftarrow m[D]$
 ADD R3, R4 : $R3 \leftarrow R3 + R4$
 MUL R1, R3 : $R1 \leftarrow R1 * R3$.
 MOV X, R1 : $m[X] \leftarrow R1$.

Answer - c

LOAD	A :	$AC \leftarrow m[A]$.
ADD	B :	$AC \leftarrow AC + m[B]$.
STORE	T :	$m[T] \leftarrow AC$.
LOAD	C :	$AC \leftarrow m[C]$.
ADD	D :	$AC \leftarrow AC + m[D]$
MUL	T :	$AC \leftarrow AC * m[T]$.
STORE	X :	$m[X] \leftarrow AC$.

Answer - d

Postfix conversion of $((A+B)*(C+D))$
is $AB+CD+*$.

PUSH A	:	$TOP \leftarrow m[A]$.
PUSH B	:	$TOP \leftarrow m[B]$.
ADD	:	$TOP \leftarrow m[A] + m[B]$.
PUSH C	:	$TOP \leftarrow m[C]$.
PUSH D	:	$TOP \leftarrow m[D]$.
ADD	:	$TOP \leftarrow m[C] + m[D]$.
MUL	:	$TOP \leftarrow (A+B) * (C+D)$.
POP X	:	$m[X] \leftarrow TOP$.

$$Q = X = \left(\frac{(A - B + C * (D * E - F))}{(G + H * K)} \right).$$

(a)

```

MUL R1, D, E : R1 ← M[D] * M[E].
SUB R2, R1, F : R2 ← R1 - M[F].
MUL R3, C, R2 : R3 ← M[C] * R2.
SUB R4, A, B : R4 ← M[A] - M[B].
ADD R5, R3, R4 : R5 ← R3 + R4.
MUL R6, H, K : R6 ← M[H] * M[K].
ADD R7, G, R6 : R7 ← M[G] + R6.
DIV RS, R7 : M[RS] ← RS / R7.

```

(b)

```

MOV R1, E : R1 ← M[E].
MOV R2, D : R2 ← M[D].
MUL R1, R2 : R1 ← R1 * R2.
MOV R3, F : R3 ← M[F].
SUB R1, R3 : R1 ← R1 - R3.
MOV R4, C : R4 ← M[C].
MUL R1, R4 : R1 ← R1 * R4.
MOV RS, A : RS ← M[A].
MOV R6, B : RS ← M[B].
SUB ADD RS, R6 : RS ← RS + R6.
ADD RS, RI : RS ← RS + RI.
MOV R7, H : R7 ← M[H].
MOV R8, K : R8 ← M[K].
MUL R7, R8 : R7 ← R7 * R8.
MOV R9, G : RS ← M[G].
SADD R7, R9 : R7 ← R9 + R7.
DIV RS, R7 : RS ← RS / R7.

```

$$\left(\left(\underline{A-B} + C * \left(D + E - F \right) \right) \right) / \left(G + H * K \right)$$

(c)

LOAD D : AC $\leftarrow m[D]$.
 MUL E : AC $\leftarrow AC * m[E]$
 SUB F : AC $\leftarrow AC - m[F]$.
 MUL C : AC $\leftarrow m[C] * AC$.
 STORE T : m[T] $\leftarrow AC$.
 LOAD A : AC $\leftarrow m[A]$
 SUB B : AC $\leftarrow AC - m[B]$.
 ADD T : AC $\leftarrow AC + m[T]$.
 STORE T1 : m[T1]
 LOAD H : AC $\leftarrow m[H]$
 MUL K : AC $\leftarrow AC * m[K]$.
 ADD G : AC $\leftarrow AC + m[G]$.
 STORE T2 : m[T2] $\leftarrow AC$
 LOAD T1 : AC $\leftarrow m[T1]$
 DIV T2 : ~~AC $\leftarrow AC / m[T2]$~~
 STORE X : m[X] $\leftarrow AC$.

(d)

$$AB - CDE * F - * + . G HK * + /$$

PUSH A
 PUSH B
 SUB
 PUSH C
 PUSH D
 PUSH E
 MUL
 PUSH F
 SUB
 MUL
 ADD
 PUSH G
 PUSH H
 PUSH K

PUSH MUL
 ADD
 DIV

ADDRESSING MODES -

The operation field of an instruction describes the operation to be performed. This operation must be executed on some data stored in C.P.U. registers or memory words. The way the operands are chosen during program execution depends on the addressing mode of the instruction. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually referenced.

* IMPLIED ADDRESSING MODE -

In this mode, the operands are specified implicitly in the instruction.

ex- CMA : complement the content of accumulator.
ADD } Zero address
SUB } stack-organization computer.

* IMMEDIATE ADDRESSING MODE -

In this mode, the operand is specified in the instruction itself.

ex- MVI B,⁴⁵ ^{→ operand.} B ← 45.

* REGISTER ADDRESSING MODE -

In this type of mode, the operands are in registers that resides within the C.P.U.

ex- ADD R1, R2 : R1 \leftarrow R1 + R2.

* REGISTER INDIRECT ADDRESSING MODE -

In this type of mode, the instruction specifies a register whose content gives the address of the operand in memory.

ex- ADD R1, R2 : R1 \leftarrow R1 + m[R2].

* DIRECT ADDRESSING MODE -

In this mode, the effective address (the address of the operand). The is equal to the address part of the instruction.

ex- ADD R1, X : R1 \leftarrow R1 + m[X].

* INDIRECT ADDRESSING MODE -

In this mode the address field of the instruction gives the address where the effective address is stored in memory.

~~Ex - ADD R1, X ; R1 \leftarrow R1 + m[m[x]].~~

* RELATIVE ADDRESSING MODE -

In this mode the content of the programme counter is added to the address part of the instruction to obtain the effective address.

effective address = content of PC + address field value.

* INDEXED ADDRESSING MODE -

In this mode the content of the indexed register is added to the address part of the instruction to obtain the effective address.

effective address = content of indexed reg.
+ address field value

* BASE REGISTER ADDRESSING MODE -

In this mode the content of base register is added to the address part of the instruction to obtain the effective address.

effective address = content of base reg.
+ address field value.

* AUTOINCREMENT & AUTODECREMENT ADDRESSING MODE-

This is similar to the register indirect addressing mode except that the register is incremented or decremented after or before its value is used to access memory.

~~Ex- ADD R1, R2 : R1 + M[R2], R2 \leftarrow R2 + 1~~

~~Pr- ADD R1, R2 : R2 \leftarrow R2 - 1, R1 \leftarrow R1 + M[R2]~~

EXERCISE -

Q = PC = 200 Add Memory LOAD AC, 500

R1 = 400

XR = 100

AC

200	LOAD AC
201	500✓
202	NEXT INSTRUCTION
399	450
400	700
500	800✓
600	900
702	325
800	300

Relative

PC = 200


if 0 or 1 addressing

	Effective Address	Content of AC.
Direct	500	800
Immediate	201	500
Indirect	800	300
Relative	$202 + 500 = 702$	325
Indexed	$100 + 500 = 600$	900
Register	—	400
Reg. Indirect	400	700
Auto Increment	400	700
Auto Decrement	399	450
Base Register	$400 + 500 = 900$	(401)

In case of register there is no register

Q An instruction is stored at location 300 with the address field at location 301. The address field has the value 400. The processor register R1 contains the number 200. Evaluate the effective address of the following mode of the instruction is -

- (a) direct — 400
- (b) immediate — 301
- (c) relative — $302 + 400 = 702$ ✓
- (d) register indirect — 200
- (e) indexed with R1 as the index register — 600 ($200 + 400$)
- (f) register — NULL
- (g) Auto increment — 200
- (h) Auto decrement — 199



R1 | (200)