


## REGISTER TRANSFER LANGUAGE

- \* A digital system is an interconnection of digital hardware module to complete a specific information processing task.
- \* It have a modular approach, i.e., it have a lots of modules constructed from digital Systems such as, Registers, decoders, control logic etc and are connected through common data & control path.
- \* A Microoperation is an elementary operation performed on information stored in register.  
Eg - shift, count, clear, load etc
- \* It may be possible that one micro operation replaces the previous result stored in Register or may be transferred to other register.
- \* The internal hardware of any Digital System takes 3 things :-
  - (i) Registers & their functions
  - (ii) Sequence of Microoperation
  - (iii) control to initiate Microoperation
- \* Sequence of Microoperations are Specified by Symbolic Language known as Register Transfer Language
  - ↳ expressing in symbolic form the microoperation sequence among the registers of a digital module

## REGISTER TRANSFER

Registers name are represented by capital letters to denote their functions  
 eg PC (Program Counter)  
 MAR (Memory Address Register)




$R_2 \leftarrow R_1$   
 Transfer of information from  $R_1$  to  $R_2$   
 If we want transfer to occur under some defined condition, then use (if then) statement.

if ( $P=1$ ) then ( $R_2 \leftarrow R_1$ )

or we can use control function which is multiplexed, i.e.,  $P: R_2 \leftarrow R_1$   
control signal determine which register is to be selected for next

### BLOCK DIAGRAM



### Basic Symbol for Register Transfer

Letters  
 Parenthesis  
 Arrow  
 Comma

Denotes a Register  
 "a part of"  
 Transfer of Information  
 Separates two Microop-  
 -rations

MAR, P  
 $R_2(0-1), R_2(1)$   
 $R_2 \leftarrow R_1$   
 $R_2 \leftarrow R_1, R_1 \leftarrow R_2$

Eg.  $T: R_2 \leftarrow R_1, P_1 \leftarrow P_2$   
 It implies at  $T=1$ , exchange of information from 2 different take place simultaneously

If it is assumed that all transfers occurs during a clock edge transition,

## BUS AND MEMORY TRANSFERS

Generally,  $K \rightarrow$  registers  $\rightarrow n$  bits  $\rightarrow$  Produce a common bus  
**BUS SYSTEM** basically used to transfer information between various registers


### ADVANTAGE


More convenient than using wires for separate lines b/w registers

Thus, a bus structure consists of a common set of lines, one for each register to transfer information at a time.

### CONSTRUCTION

#### USING MUX





### NOTE

- If there are  $R$  registers of  $n$  bits then,
- the no. of mux needed to construct bus is equal to ' $n$ '.
- the size of each mux is ' $K \times 1$ '

### WORKING


Transfer of info. from 1 register to other is done with the help of bus.  
firstly, from Register 1 to Bus, then Bus to Register 2

### Symbolic

$BUS \leftarrow C$ ,  $R_1 \leftarrow BUS$   
or, if  $BUS$  is known to exist  
direct method,  
 $R_1 \leftarrow C$ .

### ② BUS SYSTEM USING 3-STATE BUS BUFFER

instead of multiplexer we can use 3-state gates.



### Three-state buffer Gate

is a digital circuit in which output depends upon the control signal ' $C$ '.


$\text{O/p} : Y = A \quad ; \quad C = 1$

$\text{O/p} : Y = \text{High impedance state} \quad ; \quad C = 0$

Box of high impedance feature availability can connect a large no. of 3-state gate to get a common bus line.

we can explain its  
construction in paper

No more than 1 buffer  
gate can be in active  
state. Since they are  
connected in a way  
such that only 1 buffer  
has access to bus line,  
others are maintained  
at high ~~frequency~~<sup>impedance</sup> state.



Thus, to make only 1 control point active, we use  
decoders.

Enable should be 1

This whole circuit is only for 1 bit.  
For n bits we need n circuits.

### MEMORY TRANSFER

READ : transfer of information from a memory  
word to outside environment.

WRITE : transfer of new information to be stored

### READ

Command :- Read : DR  $\leftarrow$  M[AR]

It will take an address from AR [ADDRESS  
REGISTER] and transfer the info stored at the  
address in Memory to a DR.

### WRITE

command : Write : M[AR]  $\leftarrow$  DR.

It will transfer the content of Data Register to  
Memory at same address.

## BUS ARCHITECTURE

↳ A communication pathway connecting 2 or more  
devices.

A Bus that connects major components [Processor,  
Memory, I/O] is known as System  
Bus. A System Bus is nothing but a  
group of buses having separate func.

System bus usually separated into 3 functional group

⇒ DATA BUS :- It carries data from 1 device to the  
It consist of 8, 32, 64, 128... etc more bus.

[Data bus]  
[Address bus]  
[Control bus]  $\Rightarrow$  System bus

The number of lines /buses referred to as  
width of Data bus.

⇒ ADDRESS BUS :- It is having collection of wires/buses  
used to identify particular location in  
main memory.

It is used to identify the source & destination of  
data.

Its Bus width ~~determines~~ determine max.  
memory capacity of system.

⇒ CONTROL BUS :- It regulates activity on the Bus.


• It control Timing information.

• It carries signals that report the status of  
various devices.

Types

Memory Read  
" Write

I/O Read  
" Write



### BUS ARBITRATION

It decides which function to perform first. Since multiple devices are connected, thus it decides which device is to be first served.

It usually try to balance.  
(i) Bus priority      (ii) fairness

Definition - To decide which component can transmit over bus, when multiple components want to gain control of the bus.

### Methods of arbitration

#### ① Centralized

- A single hardware device allocates time and controls bus to other devices.
  - It may be a separate module or a part of processor.
- # Bus Controller / Arbitrator

#### ② Distributed

- No central authority.
- Each module has a code for access control and modules act together to share bus.

### Purpose of arbitration


Both these methods aim to assign one device as Master.

↳ initiates a read/write operation with some other device [Slave]

I/O Module      Processor

SHIFT MICRO OPERATIONS      ARITHMETIC OPERATION

### BINARY INCREMENTER



Incrementer  $\rightarrow$  Increase value by 1  
can be constructed by  
counter      Half adder

Then explain the circuit as in -

$$\begin{array}{r} AB \\ + 1 \\ \hline C \\ A \\ B \\ \hline \end{array}$$

Circuit can be extended to n-bit incrementer by including n-half adder.

## BINARY DECREMENTOR ADDER-SUBTRACTOR

Subtraction  $\rightarrow$  can be done by 1's complement  
 i.e.,  $A - B = A + (\bar{B} + 1)$   
 2's complement

Addition & subtraction can be combined into one circuit by using EX-OR.

Mode input  $M$  controls the operation.  
 $M=0 \rightarrow$  adder


$$B \oplus 0 = B$$

$$\hookrightarrow A + B + C_0$$

Full Adder.

$$C_0 = 0$$

$$\begin{aligned} M=1 &\rightarrow \text{Subtractor} \\ B \oplus 1 &= B' \\ \hookrightarrow A + (B' + 1) &= A - B \\ \hookrightarrow \text{Subtractor} & \\ \hookrightarrow C_0 &= 1 \end{aligned}$$



For Unsigned Number

gives  $A - B$  if  $A \geq B$

for Signed Number

gives  $A - B$ , no overflow

## MICROOPERATION

Any operation performed on the content of register is called operation.

- | Arithmetic Operation                                       | Shift Operation | Logical Operation |
|--|-----------------|-------------------|
| ① $A = A + B$ (Addition)                                   |                 |                   |
| ② $A = A - B$ (Subtraction)                                |                 |                   |
| ③ $A = A^1$ (1's complement)                               |                 |                   |
| ④ $A = A^1 + 1$ (2's complement)                           |                 |                   |
| ⑤ $A = A + \bar{B} + 1$ (Subtraction using 2's complement) |                 |                   |
| ⑥ $A = A + 1$ (Incrementor)                                |                 |                   |
| ⑦ $A = A - 1$ (Decrementor)                                |                 |                   |
| Circuits   |                 |                   |


## Shift OPERATION

Used to shift the information in a register.

Arithmetic Shift


### LOGICAL SHIFTS

L.S. Right




Extra bit = 0


L.S. Left



C.B. Right



C.S. Left




Arithmetic shift Right


EXOR

$$\begin{array}{r} 1 \oplus 1 = 0 \\ 0 \oplus 0 = 0 \end{array}$$

$$\begin{array}{r} 1 \oplus 0 = 1 \\ 0 \oplus 1 = 1 \end{array}$$



Basically used  
for division



LOGIC

MICROOPERATION

Types

- ① → AND
- ② → OR
- ③ → NOT
- ④ → EX-OR
- ⑤ → CLEAR → set all bits to zero
- ⑥ → MASK → Do ~~and~~ and operation with all zeros

$$\text{Eg} \rightarrow \begin{array}{r} 0110 \\ 0000 \\ \hline 0000 \end{array}$$

- ⑦ → INSERT → Masking the data with zeros  
→ 'OR' the data with Required

$$\begin{array}{l} \text{I/P} \\ \text{01010} \\ \text{00000} \\ \text{J/Mask} \\ \text{00000} \\ \text{OR} \\ \text{01001} \\ \text{-O/P} \\ \text{01001} \end{array}$$

want 01001 O/P

Paint the world - Painting

Paint mask - face Painting

Fashionista - Newspaper dress Making  
- Rangoli

⑧ SELECTIVE SET

$$\begin{array}{r} A = 10100 \\ B = 01010 \\ \text{o/p} = 11110 \end{array} \rightarrow \text{B=1, } \text{i/p} = B=1, A$$

⑨ SELECTIVE COMPLEMENT

$$\begin{array}{r} A = 10101 \\ B = 01001 \\ \text{o/p} = 11100 \end{array} \quad \begin{array}{r} B \\ | \\ \text{o/p} \\ 1 \\ 0 \\ A \end{array}$$

⑩ SELECTIVE CLEAR

$$\begin{array}{r} A = 10101 \\ B = 01001 \\ \text{o/p} = 10100 \end{array} \quad \begin{array}{r} B \\ | \\ \text{o/p} \\ 1 \\ 0 \\ A \end{array}$$

REGISTER TRANSFER LANGUAGE

$$P: R_2 \xleftarrow[n]{} R_1$$


"n bit of R1 is transfer to n bit of R2

- ⑪ If P=1 then  $R_1 \leftarrow R_1$  else if P=0 then  $R_1 \leftarrow R_2$

⑫


$$P: R_1 \leftarrow R_1$$

$$\begin{array}{l} \text{PQ: } R_1 \leftarrow R_2 \\ \text{P=0} \end{array}$$



Instruction codes are of 3 basic types:-

- ① Memory Reference  
takes single memory address as an operand



### Instruction Cycle

→ fig no. 11

of 2017

### Addressing Mode

#### ⑤ Relative Addressing Mode


The effective address is determined by indirect mode using the program counter, in place of general purpose Registers.

#### ⑥ Auto-Increment Mode

#### ⑦ Stack addressing Mode

### Instruction Codes

It is a group of bit that instruct comp. to perform the specific operation.  
Every computer have different Instruction codes.




$2^n$  distinct operation, 'n' bits

Effective Address - Address where operand is present.

### DIRECT ADDRESS


320 0 ADD 447 → MSB - tells whether Direct address or Indirect



INDIRECT ADDRESS  
Add R<sub>1</sub>, (1001) (3287)

320 1 Add 337

357 447



Add R<sub>1</sub>, (1001)

## ② DIRECT AND INDIRECT Address

- when the second part of instruction code specifies the address of the operand, the instruction is said to be direct addressable
- vice versa indirect addressable

## COMPUTER REGISTERS

It is the part of control unit that are used for storing the instruction code from memory.

REGISTER SYMBOL	NO. OF BITS	REGISTER NAME	FUNCTION
DR	16	Data Register	tells Memory Operands
AR	12	Address " n "	Holds Address for Memory
AC	16	Accumulator	Processor Register
IR	16	Instruction Reg	Holds Inj. Code
PC	12	Program Counter	Holds the address of next Instruction
TR	16	Temporary Register	Holds Temporary data
INPR	8	Input Register	Holds Input character
OUTR	8	Output Register	Holds o/p "




width  
Memory length max = 4096 word.  
 $= 2^{16} \times 8$   
 $= 16 \text{ bits}$

Thus a Register can have max. 16 bit


- ③ Add R1, # 3  
 adding content of 2 registers  
 immediate value to add  
 computer instruction

Mode - 15<sup>th</sup> bit (1 bit)  
 Opcode - 12-14<sup>th</sup> bit (3 bit)  
 Address - 0-11<sup>th</sup> bit (12 bit)


Types of Instruction Codes :-



## TIMING & CONTROL



## Common Bus System [16 Bit]




common clock = Synchronous Communication  
 Different clock = Asynchronous Communication

It don't need Address Bus, the work is done by AR

Load = content is transferred from Bus to Register.

Store = content is transferred from Register to Bus.



## Instruction Sequencing & Execution / Interpretation

a. no. of  
lives are

$$f_0 - f_1 = f_1$$

Instructions Sequencing is the order in which instructions are carried out.  
Generally it of linear nature, which is interrupted by a Branch instruction, which can be direct or indirect.


Instruction Interpretation, Execution  
It is the processing of instruction to get a desired output.

The Basic function of a computer is the execution of a program.

Bringing of the program in memory to decode instruction & perform functionally

⇒ DR & Copy

## ② MULTIPLE BUS ORGANISATION



## CONTROL UNIT ORGANISATION

To execute instructions, processor must have some means of generating the control signal needed in proper sequence.


Therefore, we can generate control signals either by

i) Hardwired Control Unit

ii) Micro-Programmed control unit

### ① HARDWIRED CONTROL UNIT

A unit that uses combinational logic units, featuring a finite no. of gates that can generate a specific result based on the instruction to invoke responses i.e., control signal.



→ wired medium - hardwired {

+ components :-


- (i) Contents of control Step Counter
- (ii) Contents of Instruction Register
- (iii) Contents of Condition Code.
- (iv) Contents of External Input Signal.  
↳ eg - MFC, Interrupts etc.

## 2) MICROPROGRAMMED CONTROL UNIT

A unit that contains microinstructions in the Control Memory to produce Control signal.

→ Instruction Coding - Software {


It don't have clock and flags as Hardwired CU.



Set is a word whose individual bits represent various control signals.

On this all Modules are connected via Bus.

But of Program also contains Branch instruction.



Hardwired C.U

i) fast operation

ii) more costly to implement

iii) To do Modification, entire unit should be redesigned.

iv) Diff. to perform instruction decoding

v) No usage

vi) Small instruction set

Microprogrammed C.U

i) slow because it requires memory access

ii) less costly to implement

iii) Modification can be done by changing microinstruction.

iv) easy to perform

v) Use control Memory  
vi) Large Instruction Set.

Micro-Routine - Sequence of control words corresponding to control sequence of a machine instruction.

Micro-instruction - Individual control words in micro-Routine.

Micro-program - Sequence of u-instructions

Control store - u-routine for all instructions in instruction set of a comp-a stored in pt. bits odd 110 111 1110

### ADDRESSING MODES

The way the operands are chosen during program execution is specified by addressing mode of the instruction.

→ helps in writing program more efficient with no. of instructions and execution time.


The different addressing modes are basically used in Instruction cycle.

(i) Fetch - for every fetch instruction PC is incremented.

(ii) Decode - determines operation to be performed, addressing mode, location of operands.

(iii) Execute - gives output and return for other fetch instruction.

### INSTRUCTION FORMAT



The instruction may have more than one addressing field, & each addressing field is associated with its addressing mode.

Different types are

(i) Implied Mode :- In this mode, operand is specified implicitly in definition of instruction.  
eg - "CMP" → Complement Accumulator Register- Reference instruction that uses accumulator and implied mode  
Their operand is implied.

(ii) Immediate Mode :- In the operand is specified in instruction itself.  
These are useful for initializing Registers to a constant value.  
eg - MVI C, 00

(iii) Register Mode :- When address field specifies a processor- Register. In this operands are in registers.

(iv) Register-Indirect Mode :- In this A reference to register is then equivalent to specifying a memory address.

Effective address - It is defined to be the memory address obtained from computation dictated by addressing Mode.


- (v) Auto-Increment or Auto-Decrement Mode - Similar to Registered Indirect Mode, except after/before registers is incremented or decremented after/before its value is used to access memory.  
i.e;  
Autoincrement - after operand addressing, contents of Registers is incremented.  
Autodecrement - before operand addressing, contents of Registers is decremented.
- (vi) DIRECT Addressing Mode - In this effective address is the address field of instruction.  
eg - Add R<sub>1</sub>, R<sub>2</sub>
- (vii) Indirect Addressing Mode - In this mode address-field gives the address where effective address is stored.  
\* Control fetches the instruction from memory and uses its address part to access memory again to read effective address.  
eg - Add (R<sub>3</sub>), R<sub>2</sub>  
    | indirect
- (viii) Relative Address Mode - In the content of P.C is added to address part for effective. It is often used with branch-type instruction.
- (ix) Index Addressing Mode -  
eff. add. = address part + index register

Index Register - is a special CPU Register that contains Index value.

- (x) Base Register Addressing Modes -  
effective address = address field + Base Registers  
contains Base address

### STACK ORGANISATION

→ collection of Registers.  
A stack is also used in CPU's as a storage device (works on 'LIFO').  
Registers that holds the address for stack is called Stack Pointer (always points at top).  
Operations



#### ① PUSH

if (Full = 0)

SP ← SP + 1

M[SP] ← DR

If (SP = 0) then (Full ← 1)

EMPTY ← 0

Memory Size - 2

② POP

if ( $CMPTR = 0$ )  
 $DR \leftarrow M[SP]$   
 $SP \leftarrow SP - 1$   
 if ( $SP = 0$ ) then ( $CMPTR \leftarrow 1$ )  
 $FULL \leftarrow 0$

### Memory


A stack can exist as a stand-alone unit or can be implemented in RAM.

In CPU, a portion of memory is assigned to stack operation and a processor register as stack

Pointer

PUSH

$SP \leftarrow SP - 1$   
 $M[SP] \leftarrow DR$



POP  
 $DR \leftarrow M[SP]$   
 $SP \leftarrow SP + 1$

4000 → first entry, 8000 = top

Most comp. don't provide hardware to check for stack overflow / underflow. The stack limits can be checked by 2 processor

Registers :-

(i) one to hold upper limit  
(ii) " " " lower "

SP compares with both & give result

### INSTRUCTION FORMATS

MODE	OPCODE	ADDRESS
------	--------	---------

Basically divided in 3 formats:-

(i) General Register Organisation → Three-address Instruction  
 Two address

(ii) Single Accumulator Organisation → One Address Instruction

(iii) Stack Organisation → Zero address Instruction

#### (a) ZERO ADDRESS INSTRUCTION

use PUSH and POP instructions with an address field to specify the operand.

#### (b) ONE-ADDRESS INSTRUCTION

uses an accumulator along with one address field. All the results are stored in AC.

#### (c) TWO ADDRESS INSTRUCTION

most common in commercial computers.  
 use 2 address field for doing operation as well as storage

ADD R1, B }  $R1 \leftarrow R1 + M[B]$

#### (d) THREE ADDRESS INSTRUCTION

use 3 address field, 2 for doing operation 1 as their storing location

ADD R1, A, B }  $R1 \leftarrow M[A] + M[B]$

MEMORY

A Memory unit is the collection of storage units or devices together. Store bits.

Volatile → loses data, when power is off.  
Temporary storage


Non-Volatile → permanent storage does not lose any data.

Also Known as Primary Memory [RAM]

↓  
SRAM      DRAm

Also Known as Secondary [ROM] Memory

↓      ↓      ↓  
PROM    EPROM    EEPROM

Memory Hierarchy

Main Memory is in b/w bec it directly communicates with CPU & auxiliary

Cache Memory store program which is currently being executed.

MAIN MEMORY

Directly communicates with CPU, Cache & Auxiliary Memory. Large and fast

① RAM - Random Access Memory  
Read / Write

DRAM

- ④ Dynamic RAM
- ⑤ Constructed of Capacitors
- ⑥ Requires recharge after every few milli seconds.

SRAM

- ⑦ Static RAM
- ⑧ Constructed of D-flipflops
- ⑨ Holds contents as long as power is available.

⑩ Used for main Memory      ⑪ used for Cache

⑫ ROM - Read only Memory

Stores initial Pufi or program to boot the comp  
used in calculators / peripheral devices

PROM

Programmable Read - Only Memory

EPROM

One-time PROM

EEPROM

Electrically EPROM

Once Programmed,  
Can't be changed.

Changed by exposing to charged by electric  
UV Rays.

## RAM/ROM - Diff - Akaash.

Auxiliary - Not directly accessed by CPU, accessed using Input/Output channels.

### CACHE MEMORY

Locality of Reference - Tendency of processor to access the same set of memory location repetitively over a short period of time.

Cache works on Principle of Locality. Thus aive portion of programs are placed here for reducing access time. Cache is placed b/w CPU & main Memory.

#### WORKING

When CPU needs to access memory, Cache is examined. If word is found in cache, it is returned to CPU. If not, then main memory is searched. A block of words, containing that is then transferred from main memory to Cache Memory, for future references.

If word is found in cache, its cache hit.  
If word is not found in cache, its cache miss.

$$\text{Hit Ratio} = \frac{\text{no. of hits}}{\text{no. of attempts}} \approx 0.8$$


Cache Mapping :- Transformation of data from Main Memory to Cache Memory. Types:-

- (i) Direct Mapping
- (ii) Associative Mapping
- (iii) Set - Associative Mapping

→ Many to one function

### DIRECT MAPPING

- Each memory block maps with exactly one cache line.



$$\text{No. Byte} = \frac{\text{MS}}{\text{BS}} = \frac{128}{8}$$

$$= 16 = 2^4 \text{ blocks}$$

$$= 4 \text{ bits}$$

$$\text{No. Byte} = \frac{\text{MS}}{\text{BS}} = \frac{128}{8} = 16$$

= 2<sup>4</sup> blocks

= 2<sup>4</sup> block,

It does not mean all block with 16 bytes stored in Cache Index 00, any one of 11.


CPU searches, thus for clarity it holds Tag Bits

$$\text{Tag Size} = \text{BS} - \text{C1} = 4 - 2 = 2$$

### Memory Configuration

$$28 \text{ byte} = 2^4$$

$$\text{PA} = 7$$



∴ In PA (Physical Address) firstly I is matched with Cache, then there corresponding Tag bits are matched, & its cache hit.

For any case if any inf. is not matched it is searched in Memory, & copied at the CI.


~~Cache~~ memory available to CPU

END OF BD  
+ 12

REBLOCK + Tag

Positive Mapping


Any block can occupy any cache line.  
~~so there is no pollution~~  
as many to many function



- searching gets difficult
- Access time increases
- They for using it we use n-comparisons which compare ~~to~~ B.No with Tag simultaneously.


### SET-ASSOCIATIVE MAPPING

Modulo concepts come.



all corresponding are mapped till 31.  
They all are stored at

Tag D Then the next 52 m block goes to  $52 \oplus 31 = 0$ ,  $53 \oplus 31 = 1$ .



thus similarly it will contain 4 tag of 32 blocks each.

### VIRTUAL MEMORY


It is the Separation of Logical Memory from Physical Memory.

- § It is used in case where Main Memory is of small size.
- our program doesn't get fit in Main Memory it needs more space.
- Thus the part of program which is not currently executed is stored in Secondary Memory.

They, Once first part is executed, then the other part is executed by replacing first program by other part.

It is basically a technique the automatically swaps program data block b/w Main & Secondary Memory are called Virtual Memory.

The address sent CPU issues to access as virtual Data Address.



DATA TRANSFER  
(from Sender to Receiver)

Synchronous Data Transfer

All connected device derive the info. using common clock

Asynchronous Data Transfer

No common clock.

Asynchronous Data Transfer

It transfers the data between 2 independent units requires that control signal be transmitted to indicate the time at which data is being transmitted.

↙  
Strobe Pulse Method

↘  
Handshaking Method

is supplied by one unit to indicate other when transfer has been completed.

control signal or accompanied with each data being transmitted to indicate transfer of data.

, No receiving signal

receiving signal compatible with others to indicate receipt of data


### STROBE PULSE

The strobe may be activated by either source or destination

Strobe = Signal


can be source initiated or destination

Initiated  
Source Initiated



Destination Initiated

→  
The source sends signal destination sends signal that I'm sending data & that I'm ready to receive place data on databus & source place on databus



### Disadvantages


The source unit doesn't get any information regarding completion of transfer.

The destination unit doesn't get any information whether the source actually placed data or not.


Thus we use HANDSHAKE METHOD which also contains a Reply Signal.

### HANDSHAKE METHOD

#### Block Diagram





#### Timing Diagram



- Source place data on Bus, enable data valid
- Destination accepts data, enable data accepted
- Source disable data accepted valid
- Destination disable data accepted

Rate of transfer determined by slower unit

### Destination Initiated



- Destination Request and says Ready
- Source Place Data, Data Valid enables
- Destination Accepts data, disable Ready Signal
- Source disable data valid

### Disadvantage

- Needs active participation from both. Thus flexible but reliable.
- One unit is faulty, thus incomplete.

## SERIAL COMMUNICATION

It transfers in binary pulse by bit using two wires that is sender and receiver. e.g. - we want to send an 8 bit binary digit (11001110).

Thus we can send it either by Little Endian [LSB at lowest memory address & MSB at highest] or Big Endian [LSB at higher memory address & ~~MSB~~ MSB at lowest].

i.e.,


Add	100	101	102	103
Value	10	11	00	11

{ Little Endian  
① }

Add	100	101	102	103
Value	11	00	11	10

{ Big Endian

Let choose Little Endian for this



For every clock pulse, one bit is transferred.


widely used approach to transfer inf.- b/w data processing equipment & peripheral.

## Serial Transmission Modes

### Simplex


one-way communication.  
only one either sender or receiver is active at a time.

- Sender transmits, receives can only accept



Ex-  
Radio & TV.  
transmission.

- Sender transmits, receiver accepts can't receive at send.



Ex-  
Internet,


### Half Duplex

also one-way.

- both are active but not at a time

at same time

- both can transmit & receive at same time



Ex-  
Smartphones

### Full Duplex

2 way

- both are active at same time

## DMA [DIRECT MEMORY ACCESS]


Removing the CPU., direct access of Memory by peripheral devices are known as DMA.

DMA controller manages to transfer data b/w peripheral & memory units.

&  
Interface transfer data to & from Memory through memory bus.

Ex - Disk Drive controller, graphic card, sound cards. In Multitasking processor when called by processor capacity of memory is 128 words (8 bit each)

CPU can only initiate the transfer, receive interrupts etc.




Block Diagram of DMA

### RAM CHIPS

- have bidirectional data bus to perform data operations like read, write.
- have 2 chip select which enable the

### ROM CHIPS

- can't put anything on Data Bus, unidirectional Data Bus
- ROM have more bits in a chip than RAM



- 8 bit addressing, 8-bit data bus