HW 2 Writeup Computer Architecture

Yichen Jiang

September 20, 2018

1 Introduction

In this homework, I was asked to build the 2-bit decoder with enable, four input multiplexer and 1-bit full adder in structural Verilog. The code for realizing all three circuits are in the Github. This document will show the truth tables from test bench results and the waveforms that show the propagation delays.

2 Test Scripts

I used the command lines below to run my test bench and visualize the result:

```
iverilog -o <device_name> <device_name>.t.v
./<device_name>
```

3 2-bit decoder with enable

Str	ruct	tur	al	De	coc	der	Truth Table			
En	A0	Α1	П	00	01	02	03	Expected Output		
0	0	0	П	0	0	0	0	All false		
0	1	0	П	0	0	0	0	All false		
0	0	1	Ĺ	0	0	0	0	All false		
0	1	1	Ĺ	0	0	0	0	All false		
1	0	0	Ĺ	1	0	0	0	00 Only		
1	1	0	Ĺ	0	1	0	0	01 Only		
1	0	1	Ī	0	0	1	0	02 Only		
1	1	1	Ī	0	0	0	1	03 Only		

Figure 1: Truth table for 2-bit decoder.



Figure 2: Wave form for 2-bit decoder.

4 Four input multiplexer

Sti	Structural Multiplexer Truth Table											
10	11	12	13	Addr0	Addr1	Out	Expected Output					
0	0	0	0	0	0	0	0 (Follows I0)					
1	0	0	0	0	0	1	1 (Follows IO)					
0	0	0	0	1	0	0	0 (Follows I1)					
0	1	0	0	1	0	1	1 (Follows I1)					
0	0	0	0	0	1	0	0 (Follows I2)					
0	0	1	0	0	1	1	1 (Follows I2)					
0	0	0	0	1	1	0	0 (Follows I3)					
0	0	0	1	1	1	1	1 (Follows I3)					

Figure 3: Truth table for 4 input multiplexer.



Figure 4: Wave form for 4 input multiplexer.

5 1-bit full adder




Figure 5: Truth table for 1-bit full adder.




Figure 6: Wave form for 1-bit full adder.