


FPGA를 이용한 실시간 영상 처리

디지털 FPGA 설계

사용한 하드웨어




VGA666
(VGA 출력 포트)


JFK200A
(FPGA보드)

OV7670
(카메라)


구조도



탑 모듈 설명




탑 모듈






SCCB 인터페이스

01	BLUE	80	RW	AWB – Blue channel gain setting • Range: [00] to [FF]
02	RED	80	RW	AWB – Red channel gain setting • Range: [00] to [FF]

12	COM7	00	RW	<p>Common Control 7</p> <p>Bit[7]: SCCB Register Reset 0: No change 1: Resets all registers to default values</p> <p>Bit[6]: Reserved</p> <p>Bit[5]: Output format - CIF selection</p> <p>Bit[4]: Output format - QVGA selection</p> <p>Bit[3]: Output format - QCIF selection</p> <p>Bit[2]: Output format - RGB selection (see below)</p> <p>Bit[1]: Color bar 0: Disable 1: Enable</p> <p>Bit[0]: Output format - Raw RGB (see below)</p>
		COM7[2]	COM7[0]	
		YUV	0	0
		RGB	1	0
		Bayer RAW	0	1
		Processed Bayer RAW	1	1



OV7670 Capture 동작




Filtering Top 모듈 구성

각 필터링 모듈
+ 필터링 모듈끼리 합성한 Data

= 총 11개의 Mode

Key pad로 제어 가능



오리지널 영상

320x240 크기의 image

각 픽셀은 12bit로 구성

Red 4bit, Green 4bit, Blue 4bit


```
{vga_red, vga_green, vga_blue} <= frame_pixel;
```



Grayscale

$$Y = 0.299R + 0.587G + 0.114B$$


```
assign grayscale = (299*pixel_in[11:8] + 587*pixel_in[7:4] + 114*pixel_in[3:0])/1000;
```



RGB 필터1



```
assign redfiltered = pixel_in[11:8]; //red
```




```
assign greenfiltered = pixel_in[7:4];
```



```
assign bluefiltered = pixel_in[3:0];
```

RGB 필터2




Red filtered (red만 제거)
제거)

Green filtered (Green만 제거)

Blue filtered (Blue만

Grayscale + red


기본적으로 Grayscale에
빨간색이 임계값보다 크게
보이면 Red만 보이게 처리



```
assign pixel_out = ((pixel_in[11:8]> 4'b1010) && (pixel_in[7:4]< 4'b1000)&&(pixel_in[3:0]< 4'b1000)) ?
    {pixel_in[11:8], 4'h0, 4'h0}:
    {pixel_ready, pixel_ready, pixel_ready};
```

색상 반전

```
assign colorinversed = ~pixel_in;
```



Edge detection

이미지의 edge를 감지하여 표시


x축 방향의 gradient와 y축 방향의 gradient를 구하여 합침

-1	0	1
-2	0	2
-1	0	1


x축 방향

-1	-2	-1
0	0	0
1	2	1

y축 방향




Edge detection



VGA666

VGA666은 라즈베리파이에 VGA출력을 추가하는 모듈이지만, 3.3V로 작동하는 GPIO의 개수만 충분하면, FPGA보드에서도 사용가능하다.



Hsync: 화면의 가로 1줄이 완성되면 1

Vsync: 화면이 전부 완성되면 1


Frame_addr: 메모리에 저장된

픽셀 데이터값 요청

```

always @(posedge clk) begin
    // 수평 카운터 증가
    if (h_count < 799)
        h_count <= h_count + 1;
    else begin
        h_count <= 0;
        // 수직 카운터 증가
        if (v_count < 524)
            v_count <= v_count + 1;
        else
            v_count <= 0;
    end
end
  
```

Gert VGA 666



감사합니다