
Vortex SIMT Core
Tensor Core
DPU
DPU
DPU
ALU
FPU
ALU
FPU
Register File
Fetch & Scheduler
Load/Store Unit
In Flight
In Flight
L1 Inst. Cache
L0 L1 L2 L3
Coalescer
L1 Data Cache
DRAM
L2 Cache
Main Memory Traffic
Shared Memory Traffic
DMA Traffic
DMA
Synchro-nizer
Virgo Cluster
Vortex SIMT Core
Tensor Core
DPU
DPU
DPU
Lane
Lane
Lane
Lane
RF
Fetch & Sched.
Load/ Store Unit
L1 I-Cache
Coalescer
L1 D-Cache
Interconnect
Shared Memory
Bank 0
Bank 1
Bank 2
Bank 3
Gemmini
Accum. Memory
Scratchpad
Systolic Array
Coarse-Grain FSM