
Memory
RISC-V Processor
Memory Interface Arbitration ⓖ
RTOSUnit
Pipeline
Enters ISR
HW Scheduler
F
D
ⓔ
X
M
W
Instructions
(custom, mret)
Read RF
Store FSM ⓑ
Regfile
Switch RF
ⓓ
CSRs
mstatus
mepc
mcause
ⓒ
RF1
(APP)
RF2
(ISR)
ⓓ
ⓐ
Write RF
Restore FSM ⓕ
RF write trace
Read / Write CSRs