
CPU
GPU Workers
Buffers
NICs
Net Op. Queues
W0
W1
W2
W3
via NVLink
GPU0 Mem
GPU1 Mem
GPU2 Mem
GPU3 Mem
Scheduler
route data to relays(4.1, 4.2)
monitor NIC (4.3)
post to idle NIC
QPs
control path via shmem
data path
relay buffer