

(a) *In-DRAM graph indexes on distributed nodes for achieving low latency.*

(b) *DRAM-SSD graph indexes on a single node for saving memory footprint.*