
HOST
Independent CPU
HB-DRAM
HB-DRAM
HB-DRAM
HB-DRAM
(a)
DRAM Die
Logic Die
System Gateway
CH0
CH1
CH2
CH3
CH4
CH5
CH6
CH7
CH8
CH9
CH10
CH11
CH12
CH13
CH14
CH15
N12
N13
N14
N15
(b)
Bank0
Bank1
Bank2
Bank3
NoC NI
HB NI
NPU Controller & Scheduler
DMA/Data Mover
4 MiB Local SRAM/SPM
16 independent scheduled 16 x 16 MAC subarrays
16-lane Vector Unit
Reduction Tree/Reduce Unit
(c)