Multimedia SoC Design

Homework of Lab 2

March 25, 2016

In this homework, you will be familiar with the relationship among interface, channel, and port. Our goal is to learn how to define a channel interface for SW and architecture design. Another goal is to learn how to refine the communication between building blocks of a system. A simple computation unit is adopted in this homework.

0.


Practice customizing channels and data with the following examples:

Custom Primitive Channel: Interrupt


Custom Data Type: Packet

Custom Hierarchical Channel: Heartbeat and Hier Chan

1. Model the following design in untimed level:



The 2D memory module randomly generates a 8-by-8 block of data in its elaboration phase. Print the generated block of data to console. The rotation unit reads a 8-by-8 block $\{(0,0)(1,0)(2,0)...(7,7)\}$ from transform memory to local memory, and then interchanges the points symmetric to line x=y in local memory as the following figure. After interchanging, the interchange unit writes the 8-by-8 block to 2D memory module. In the clean-up phase, print the block in 2D memory to console.



The interface is designed to supports two levels of communication model. One is for functional verification and the other is for architecture. These interface functions are defined as:

Functional model:

```
void direct_read(int** block);
void direct_write(int** block);

Architecture model:
void word_read(unsigned x, unsigned y, int& d);
void word_write(unsigned x, unsigned y, int d);
```

1-1.

Implement the untimed functional model. The interchange unit uses direct_read() and direct_write() functions to pass the pointer to its local memory. The memory module can be a hierarchical channel which implements the interface. (a trivial channel implementation as the transactor example in lecture slide). Data in 2D memory are directly copied to local memory of interchange unit.

1-2.


Refine the model to untimed (or timed) architecture model. the interchange unit uses word_read() and word_write() functions to copy data from and to memory. You may use delay notification to model the timing in interchange unit or channel.

```
- - X
C:\Windows\system32\cmd.exe
        SystemC 2.3.1-Accellera ---
                                   Mar 9 2016 23:20:51
       Copyright (c) 1996-2014 by all Contributors,
       ALL RIGHTS RESERVED
INFO: Simulating memory read/write (untimed)...
     Original data in Memory:
      7 86 47 99 15 97
                       5 57 1
     70 52 25 54 86 16 73 39 1
     64 78 44 96 83 74 9 89 1
     17 84 18 38 93 65 41 32 1
        91 69 86
                 30
     32
     36 96 69 98 79 44 13 91 1
     39 96 40 40 90 20 13 7
    [ 40 20 84 73 65 22 61 15 ]
INFO: Complete Memory read.
INFO: Complete memory write.
     New data in Memory:
    [ 15 7 91 13 32 89 39 57 ]
     61 13 13 48 41
                     9 73 5
     22 20 44 9 65 74 16 97
     65 90 79 30 93 83 86 15
     73 40 98 86 38 96 54 99
     84 40 69 69 18 44 25 47
     20 96 96 91 84 78 52 86
     40 39 36 32 17 64 70
```


2. In problem 2, you are asked to add timing into the model. The system is refine part-by-part. Signals are defined as:

| Signal | Channel Type | Port Type | Description |
|--------|---------------------------------|------------------------------|--------------------------|
| Name | | | |
| LD | sc_signal <bool></bool> | sc_in <bool></bool> | true: activate operation |
| | | sc_out <bool></bool> | false: idle |
| RW | sc_signal <bool></bool> | sc_in <bool></bool> | true: read memory |
| | | sc_out <bool></bool> | false: write memory |
| X | sc_signal <unsigned></unsigned> | sc_in <unsigned></unsigned> | address along x |
| | | sc_out <unsigned></unsigned> | direction |
| Y | sc_signal <unsigned></unsigned> | sc_in <unsigned></unsigned> | address along y |
| | | sc_out <unsigned></unsigned> | direction |
| D | sc_signal_rv<32> | sc_inout_rv<32> | bi-directional data bus |


2-1. Follow the transactor example, refine the memory model to pin-cycle accurate model.




2-2. Follow the transactor example, refine the interchange model to PCA model.



2-3. Combine your refined interchange unit and 2D memory. Verify the result.





```
_ 0 X
C:\Windows\system32\cmd.exe
INFO: iInterchange::write starting @ 1230 ns Addr (3,7)
INFO: iInterchange::write starting @ 1240 ns Addr (4,7)
INFO: iInterchange::write starting @ 1250 ns Addr (5,7)
INFO: iInterchange::write starting @ 1260 ns Addr (6,7)
INFO: iInterchange::write starting @ 1270 ns Addr (7,7)
INFO: Complete memory write.
     New data in Memory:
90 5 99 14 25 8 13 58 1
     76 34 76 56 68 62 18 12
    [ 36  1 99 76 32 89 32 23 1
      19 31 82 89 84 26 23 8
      40 10 38 13 48 38 79 19
      63 65 49 9 31 4 20 71 1
      37 31 68 31 82 36 40 8 1
[ 68 70 17 78 74 93 39 62 ]
請按任意鍵繼續 - - -
```

♣ All the files need to be compressed as a single ZIP or RAR file. Send this file to TA via email: ntumsoc@gmail.com

Examples of email title:

[MSOC] HW2_R04901001 [MSOC] HW2_R04901001_Ver2

Examples of filename:

MSOC_HW2_R04901001.zip MSOC_HW2_R04901001_Ver2.zip

Due date: 2016/04/08 Before Class (2 weeks)

繳交規定

source code (包括 lab 和作業)、report in PDF 請將這些檔案放入一個資料夾內如下排放

/HW2/ 放report

/HW2/Lab2/為Lab2的專案資料夾/HW2/problem_1_1/為1.1的專案資料夾/HW2/problem_1_2/為1.2的專案資料夾/HW2/problem_2_1/為2.1的專案資料夾/HW2/problem_2_2/為2.2的專案資料夾/HW2/problem_2_3/為2.3的專案資料夾

請注意,專案資料夾內必須包含 .vcxproj[.*] 檔和 .sln 檔,將SystemC必須預先 設定以下五項專案參數先設定好

- 1. VC++目錄的 Include目錄路徑 & 程式庫目錄路徑
- 2. systemc.lib
- 3. _CRT_SECURE_NO_WARNINGS
- 4. Multi-threaded Debug (/Mtd)
- 5. /vmg
- ➤ 為避免整份檔案過大,請在專案完成後,刪除所有的Debug資料夾,以及ipch 資料夾、.sdf檔、.suo檔...等等。