

# Parallel Sparse Matrix Solver for Circuits on FPGA

## M.Tech Project Stage 1 Report

Submitted in partial fulfillment of the requirements

for the degree of

**Master of Technology**

by

**Yogesh Mahajan**

**(Roll No. 14D070022)**

Under the guidance of

**Prof. Sachin Patkar**



Department of Electrical Engineering  
Indian Institute of Technology, Bombay  
October 9, 2018

# Acknowledgement

I express my gratitude to my guide Prof. Sachin Patkar for providing me the opportunity to work on this topic.

Yogesh Mahajan  
Electrical Engineering  
IIT Bombay

# Declaration

I declare that this written submission represents my ideas in my own words and where others' ideas or words have been included, I have adequately cited and referenced the original sources. I declare that I have properly and accurately acknowledged all sources used in the production of this report. I also declare that I have adhered to all principles of academic honesty and integrity and have not misrepresented or fabricated or falsified any idea/data/fact/source in my submission. I understand that any violation of the above will be a cause for disciplinary action by the Institute and can also evoke penal action from the sources which have thus not been properly cited or from whom proper permission has not been taken when needed.

Date: October 9, 2018

---

Yogesh Mahajan  
(14D070022)

# Table of contents

test	iv
<b>1 Introduction</b>	<b>1</b>
1.1 Section . . . . .	1
1.1.1 SubSection . . . . .	1
<b>2 Motivation</b>	<b>2</b>
2.1 Section . . . . .	2
2.1.1 SubSection . . . . .	2
List of figures	A
List of tables	B
References	C

# test

Such Empty...

Adding some emojis 😊😞😄😁😃😅😆😇😈😉😊😋 and even cats: 🐱!

# Chapter 1

## Introduction

Hello [\[1\]](#)

### 1.1 Section

Table 1.1: Design Requirements

Parameter	Value
$V_{out_{DC}}$	1.2 V
$Gain\ (A_v)$	5
$Z_{in}$	50 $\Omega$
$V_{Idc}$	> 0.3 V

Hello

#### 1.1.1 SubSection

Hello

# Chapter 2

## Motivation




Figure 2.1: Cross coupled PMON-NMOS VCO with PMOS current source architecture

Hello

### 2.1 Section

Hello [1]

#### 2.1.1 SubSection

Hello

...  
...

Table 2.1: Dummy table




Figure 2.2: Capacitor Bank

Figure 2.3: Dummy figure

Table 2.2: Differential Noise Analysis

Noise Contributing Element	Total Noise Measured @ Von	
	$V^2$	% Total
M0 (M1)	$6.989 \times 10^{-8}$	49.81 %
R2 (R1)	$2.676 \times 10^{-10}$	0.19 %
M1 (M2)	$6.989 \times 10^{-8}$	49.81 %
R1 (R2)	$2.676 \times 10^{-10}$	0.19 %
R0 (Rb)	$1.283 \times 10^{-39}$	$9.1 \times 10^{-31}$ %
Total	$1.403 \times 10^{-7} V^2$	
Input Referred Noise	$1.168 \times 10^{32} V^2$	




Figure 2.4: Small Signal model



Only one line here.	Same for column two.	Same for column three.
We have two lines here, each line centered.	This cell will have three lines and each line centered as well.	Here is a justified cell, please check this out!
This cell has one line.	So does this one.	And this one, too!

# List of figures

2.1	Cross coupled PMON-NMOS VCO with PMOS current source architecture	2
2.2	Capacitor Bank . . . . .	3
2.3	Dummy figure . . . . .	3
2.4	Small Signal model . . . . .	3

# List of tables

1.1	Design Requirements . . . . .	1
2.1	Dummy table . . . . .	2
2.2	Differential Noise Analysis . . . . .	3

# References

- [1] S. Borkar and A. A. Chien, “The future of microprocessors,” *Communications of the ACM*, vol. 54, no. 5, pp. 67–77, 2011.