### **Power Drivers for Peltier TEC Modules**

### **General Description**

The MAX1968/MAX1969 are highly integrated and cost-effective, high-efficiency, switch-mode drivers for Peltier thermoelectric cooler (TEC) modules. Both devices utilize direct current control to eliminate current surges in the TEC. On-chip FETs minimize external components while providing high efficiency. A 500kHz/1MHz switching frequency and a unique ripple cancellation scheme reduce component size and noise.

The MAX1968 operates from a single supply and provides bipolar ±3A output by biasing the TEC between the outputs of two synchronous buck regulators. Bipolar operation allows for temperature control without "dead zones" or other nonlinearities at low load currents. This arrangement ensures that the control system does not hunt when the set point is very close to the natural operating point, requiring a small amount of heating or cooling. An analog control signal precisely sets the TEC current. The MAX1969 provides unipolar output up to 6A. Reliability is optimized with settable limits for both TEC voltage and current, with independently set limits for heating and cooling current. An analog output also monitors TEC current.

The MAX1968/MAX1969 are available in a low-profile 28-pin TSSOP-EP package and is specified over the -40°C to +85°C temperature range. The thermally enhanced TSSOP-EP package with exposed metal pad minimizes operating junction temperature. An evaluation kit is available to speed designs.

# **Applications**

Fiber Optic Laser Modules

WDM, DWDM Laser Diode Temperature Control

Fiber Optic Network Equipment

**EDFA Optical Amplifiers** 

Telecom Fiber Interfaces

**ATE** 

Biotech Lab Equipment

Pin Configuration and Functional Diagram appear at end of data sheet.

### **Benefits and Features**


- High Accuracy and Adjustability Improves System Performance by Optimizing TEC Operation
  - Direct Current Control Prevents TEC Current Surges
  - · Ripple Cancellation for Low Noise
  - · No Dead-Zone or Hunting at Low-Output Current
  - 1% Accurate Voltage Reference
  - · Adjustable TEC Voltage Limit
  - Separately Adjustable Heating and Cooling Current Limits
  - ITEC Output Provides Proportional Voltage to TEC Current for Monitoring
- High-Efficiency Switch-Mode Design
  - On-Chip Power MOSFETs Improve Efficiency While Reducing External Components
  - 500kHz/1MHz Switching Frequency
- Choose from ±3A Output Current (MAX1968) or 6A Output Current (MAX1969)
- Thermally Enhanced TSSOP-EP Package Minimizes Operating Junction Temperature

## **Ordering Information**

PART	TEMP RANGE	PIN-PACKAGE
MAX1968EUI	-40°C to +85°C	28 TSSOP-EP*
MAX1969EUI	-40°C to +85°C	28 TSSOP-EP*

<sup>\*</sup>EP = Exposed pad.

# **Typical Operating Circuit**





# **Absolute Maximum Ratings**

V <sub>DD</sub> to GND0.3V to	o +6V Peak LX
SHDN, MAXV, MAXIP, MAXIN, CTLI,	Peak L>
FREQ to GND0.3V to	
COMP, OS1, OS2, CS, REF,	28-P
ITEC to GND0.3V to (V <sub>DD</sub> +	0.3V) Operation
PV <sub>DD</sub> 1, PV <sub>DD</sub> 2 to GND0.3V to (V <sub>DD</sub> +	0.3V) Maximu
PV <sub>DD</sub> 1, PV <sub>DD</sub> 2 to V <sub>DD</sub> 0.3V to	+0.3V Storage
PGND1, PGND2 to GND0.3V to	
COMP, REF, ITEC Short to GNDInde	efinite

Peak LX Current (MAX1968) (Note 1)	±4.5A
Peak LX Current (MAX1969) (Note 1)	+9A
Continuous Power Dissipation (T <sub>A</sub> = +70°C)	
28-Pin TSSOP-EP (derate 23.8mW/°C above +7	70°C)1.9W
Operating Temperature Range4	
Maximum Junction Temperature	+150°C
Storage Temperature Range65	
Lead Temperature (soldering 10s)	+300°C

**Note 1:** LX has internal clamp diodes to PGND and PV<sub>DD</sub>. Applications that forward bias these diodes should take care not to exceed the IC's package power dissipation limits.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### **Electrical Characteristics**

 $(V_{DD} = PV_{DD}1 = PV_{DD}2 = \overline{SHDN} = 5V, PGND1 = PGND2 = FREQ = GND, CTLI = MAXV = MAXIP = MAXIN = REF, C_{REF} = 1\mu F, C_{COMP} = 0.1\mu F, L_{LX} = 3.3\mu H, C_{CS} = C_{OS2} = 1\mu F, I_{TEC} < 3A_{RMS} (MAX1968), I_{TEC} < 6A_{RMS} (MAX1969), T_{A} = 0^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS
Input Supply Range	$V_{\mathrm{DD}}$			3.0		5.5	V
		$V_{DD} = 5V$ , $I_{TEC} = 0$ to ±3A, $V_{OUT} = V_{OS1} - V_{OS2}$ (MAX1968)		-4.3		+4.3	
Output Valtage Denge	\/ <b>.</b>	V <sub>DD</sub> = 5V, I <sub>TEC</sub> = 0 to 6A, V <sub>OUT</sub> = V <sub>OS1</sub> (MAX1969)				4.3	
Output Voltage Range	Vout	V <sub>DD</sub> = 3V, I <sub>TEC</sub> = 0 V <sub>OUT</sub> = V <sub>OS1</sub> - V <sub>OS</sub>	<i>'</i>	-2.3		+2.3	V
		V <sub>DD</sub> = 3V, I <sub>TEC</sub> = 0 V <sub>OUT</sub> = V <sub>OS1</sub> (MA)	<i>'</i>			2.3	
Maximum TEC	l==oo	MAX1968				±3	А
Current	ITEC(MAX)	MAX1969				6	
Reference Voltage	V <sub>REF</sub>	$V_{DD} = 3V \text{ to } 5.5V, I_{REF} = 150\mu\text{A}$		1.485	1.500	1.515	V
Reference Load Regulation	$\Delta V_{REF}$	V <sub>DD</sub> = 3V to 5.5V, I <sub>REF</sub> = +10μA to -1mA			1.2	5	mV
		\/\/	V <sub>MAXI</sub> _ = V <sub>REF</sub>	140	150	160	
Current-Sense		Vos1 < Vcs	V <sub>MAXI</sub> _ = V <sub>REF</sub> /3	40	50	60	mV
Threshold Accuracy		Vac. v Vac	V <sub>MAXI</sub> _ = V <sub>REF</sub>	140	150	160	
		Vos1 > Vcs	V <sub>MAXI</sub> _ = V <sub>REF</sub> /3	40	50	60	
Switch-Fault Reset Voltage				50	150	250	mV
NEET On Designation	Б	V <sub>DD</sub> = 5V, I = 0.5A	i		0.04	0.07	0
NFET On-Resistance	R <sub>DS(ON-N)</sub>	V <sub>DD</sub> = 3V, I = 0.5A	1		0.06	0.08	Ω
DEET On Desigtors	Dagger =:	$V_{DD} = 5V, I = 0.5A$			0.06	0.10	0
PFET On-Resistance	R <sub>DS</sub> (ON-P)	V <sub>DD</sub> = 3V, I = 0.5A			0.09	0.12	Ω
NICET Legicone	L =	$V_{LX} = V_{DD} = 5V, T_{A}$	A = +25°C		0.02	10	^
NFET Leakage	ILEAK(N)	V <sub>LX</sub> = V <sub>DD</sub> = 5V, T <sub>A</sub> = +85°C			1		μΑ

# **Electrical Characteristics (continued)**

 $(V_{DD} = PV_{DD}1 = PV_{DD}2 = \overline{SHDN} = 5V, PGND1 = PGND2 = FREQ = GND, CTLI = MAXV = MAXIP = MAXIN = REF, C_{REF} = 1\mu F, C_{COMP} = 0.01\mu F, L_{LX} = 3.3\mu H, C_{CS} = C_{OS2} = 1\mu F, I_{TEC} < 3A_{RMS} (MAX1968), I_{TEC} < 6A_{RMS} (MAX1969), T_{A} = 0^{\circ}C to +85^{\circ}C, unless otherwise noted. Typical values are at T_{A} = +25^{\circ}C.)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
		V <sub>L</sub> X = 0, T <sub>A</sub> = +25°C		0.02	10	
PFET Leakage	I <sub>LEAK(P)</sub>	$V_{LX} = 0$ , $T_A = +85^{\circ}C$		1		μΑ
No Load Supply	I <sub>DD</sub>	$V_{DD} = 5V$		32	100	mA
Current	(NO LOAD)	$V_{DD} = 3.3V$		20	30	ША
Shutdown Supply Current	I <sub>DD-SD</sub>	V <sub>DD</sub> = 5V (Note 2)		2	3	mA
Thermal Shutdown	TSHUTDOWN	Hysteresis = 15°C		+165		°C
UVLO Threshold	V. n. n. o	V <sub>DD</sub> rising	2.4	2.6	2.8	V
OVLO Mresnoid	V <sub>UVLO</sub>	V <sub>DD</sub> falling	2.25	2.5	2.75	V
Switching Frequency Internal Oscillator	fsw-INT	FREQ = GND	400	550	650	kHz
OS1, OS2, CS Input Current	I <sub>OS1</sub> , I <sub>OS2</sub> , I <sub>CS</sub>	0 or V <sub>DD</sub>	-100		+100	μΑ
SHDN, FREQ Input Current	ISHDN, IFREQ	0 or V <sub>DD</sub>	-5		+5	μΑ
SHDN, FREQ Input Low Voltage	VIL	V <sub>DD</sub> = 3V to 5.5V			V <sub>DD</sub> x 0.25	V
SHDN, FREQ Input High Voltage	V <sub>IH</sub>	V <sub>DD</sub> = 3V to 5.5V	V <sub>DD</sub> x 0.75			V
MAXV Threshold		$V_{MAXV} = V_{REF} \times 0.67$ , $V_{OS1}$ to $V_{OS2} = \pm 4V$ , $V_{DD} = 5V$	-2		+2	%
Accuracy		$V_{MAXV} = V_{REF} \times 0.33$ , $V_{OS1}$ to $V_{OS2} = \pm 2V$ , $V_{DD} = 3V$	-2		+2	%
MAXV, MAXIP, MAXIN Input Bias Current	IMAXV-BIAS, IMAXIBIAS	$V_{MAXV} = V_{MAXI} = 0.1V$ or 1.5V	-0.1		+0.1	μΑ
CTLI Gain Accuracy	A <sub>CTLI</sub>	V <sub>CTLI</sub> = 0.5V to 2.5V (Note 3)	9.5	10	10.5	V/V
CTLI Input Resistance	RCTLI	$1M\Omega$ terminated at REF	0.5	1.0	2.0	MΩ
Error-Amp Transconductance	gm		50	100	175	μΑ/V
ITEC Accuracy		V <sub>OS1</sub> to V <sub>CS</sub> = +100mV or -100mV	-10		+10	%
ITEC Load Regulation	ΔVITEC	$V_{OS1}$ to $V_{CS}$ = +100mV or -100mV, $I_{ITEC}$ = ±10 $\mu$ A	-0.1		+0.1	%

# **Electrical Characteristics**

 $(V_{DD} = PV_{DD}1 = PV_{DD}2 = \overline{SHDN} = 5V, \ PGND1 = PGND2 = FREQ = GND, \ CTLI = MAXV = MAXIP = MAXIN = REF, \ C_{REF} = 1\mu F, \ C_{COMP} = 0.1\mu F, \ L_{LX} = 3.3\mu H, \ C_{CS} = C_{OS2} = 1\mu F, \ I_{TEC} < 3A_{RMS} \ (MAX1968), \ I_{TEC} < 6A_{RMS} \ (MAX1969), \ T_{A} = -40^{\circ}C \ to +85^{\circ}C, \ unless otherwise noted.) \ (Note 4)$ 

PARAMETER	SYMBOL	CONDITIONS		MIN	TYP	MAX	UNITS	
Input Supply Range	$V_{DD}$			3.0		5.5	V	
		V <sub>DD</sub> = 5V, I <sub>TEC</sub> = 0 to ±3A, V <sub>OUT</sub> = V <sub>OS1</sub> - V <sub>OS2</sub> (MAX1968)		-4.3		+4.3	V	
	V	V <sub>DD</sub> = 5V, I <sub>TEC</sub> = 0 to 6A, V <sub>OUT</sub> = V <sub>OS1</sub> (MAX1969)				4.3		
Output Voltage Range	Vout	V <sub>DD</sub> = 3V, I <sub>TEC</sub> = 0 to V <sub>OUT</sub> = V <sub>OS1</sub> - V <sub>OS2</sub> (		-2.3		+2.3	V	
		V <sub>DD</sub> = 3V, I <sub>TEC</sub> = 0 to V <sub>OUT</sub> = V <sub>OS1</sub> (MAX19				2.3		
Maximum TEC	ITEO(MAN)	MAX1968				±3	Α	
Current	ITEC(MAX)	MAX1969				6		
Reference Voltage	V <sub>REF</sub>	$V_{DD} = 3V \text{ to 5.5V, } I_{REF}$	= 150μΑ	1.475		1.515	V	
Reference Load Regulation	ΔV <sub>REF</sub>	$V_{DD} = 3V \text{ to 5.5V, I}_{REF}$	= = +10µA to -1mA			5	mV	
Current-Sense Threshold Accuracy	racy	Van Was	V <sub>MAXI</sub> _ = V <sub>REF</sub>	135		165	mV	
		Vos1 < Vcs	V <sub>MAXI</sub> = V <sub>REF</sub> / 3	35		65		
		Vos1 > Vcs	V <sub>MAXI</sub> _ = V <sub>REF</sub>	135		165		
		VUST > VCS	V <sub>MAXI</sub> = V <sub>REF</sub> / 3	35		65		
Switch-Fault Reset Voltage				50		250	mV	
NEET O. D. 11	R <sub>DS(ON-N)</sub>	V <sub>DD</sub> = 5V, I = 0.5A				0.07		
NFET On-Resistance		V <sub>DD</sub> = 3V, I = 0.5A				0.08	Ω	
DEET On Projetones	Descens	V <sub>DD</sub> = 5V, I = 0.5A				0.07	0	
PFET On-Resistance	R <sub>DS</sub> (ON-P)	$V_{DD} = 3V, I = 0.5A$				0.12	Ω	
NFET Leakage	IL EALS (AL)	$V_{LX} = V_{DD} = 5V, T_A = +25^{\circ}C$				10	μΑ	
TVI LT Leanage	ILEAK(N)	$V_{LX} = V_{DD} = 5V, T_A =$	-40°C			10	μΛ	
PFET Leakage	li EAL((D)	$V_{LX} = 0, T_A = +25^{\circ}C$				10	μА	
TTETECANAGE	ILEAK(P)	V <sub>L</sub> X = 0, T <sub>A</sub> = -40°C				10		
No Load Supply	IDD(NO	$V_{DD} = 5V$			100	mA		
Current	LOAD)	V <sub>DD</sub> = 3.3V				30		
Shutdown Supply Current	I <sub>DD-SD</sub>	SHDN = GND, V <sub>DD</sub> = 5V (Note 2)				3	mA	
UVLO Threshold	VI 11 11 C	V <sub>DD</sub> rising V <sub>DD</sub> falling		2.4		2.8		
OVEO THESHOLD	V <sub>U</sub> VLO			2.25		2.75	V	
Switching-Frequency Internal Oscillator	fsw-INT	FREQ = GND		400		650	kHz	

Maxim Integrated | 4 www.maximintegrated.com

# **Electrical Characteristics (continued)**

 $(V_{DD} = PV_{DD}1 = PV_{DD}2 = \overline{SHDN} = 5V, \ PGND1 = PGND2 = FREQ = GND, \ CTLI = MAXV = MAXIP = MAXIN = REF, \ C_{REF} = 1\mu F, \ C_{COMP} = 0.01\mu F, \ L_{LX} = 3.3\mu H, \ C_{CS} = C_{OS2} = 1\mu F, \ I_{TEC} < 3A_{RMS} \ (MAX1968), \ I_{TEC} < 6A_{RMS} \ (MAX1969), \ T_A = -40^{\circ}C \ to +85^{\circ}C, \ unless otherwise noted.) (Note 4)$ 

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS
OS1, OS2, CS Input Current	los <sub>1</sub> , los <sub>2</sub> , los	0 or V <sub>DD</sub>	-100		+100	μΑ
SHDN, FREQ Input Current	ISHDN, IFREQ	0 or V <sub>DD</sub>	-5		+5	μΑ
SHDN, FREQ Input Low Voltage	VIL	V <sub>DD</sub> = 3V to 5.5V			V <sub>DD</sub> x 0.25	
SHDN, FREQ Input High Voltage	VIH	V <sub>DD</sub> = 3V to 5.5V				V
MAXV Threshold		$V_{MAXV} = V_{REF} \times 0.67$ , $V_{OS1}$ to $V_{OS2} = \pm 4V$ , $V_{DD} = 5V$	-2	+2	%	
Accuracy		$V_{MAXV} = V_{REF} \times 0.33$ , $V_{OS1}$ to $V_{OS2} = \pm 2V$ , $V_{DD} = 3V$				
MAXV, MAXIP, MAXIN Input Bias Current	I <sub>MAXV-BIAS</sub> , I <sub>MAXIBIAS</sub>	$V_{MAXV} = V_{MAXI} = 0.1V \text{ or } 1.5V$	-0.1		+0.1	μΑ
CTLI Gain Accuracy	ACTLI	V <sub>CTLI</sub> = 0.5V to 2.5V (Note 3)	9.5		10.5	V/V
CTLI Input Resistance	RCTLI	$1M\Omega$ terminated at REF	0.5		2.0	МΩ
Error-Amp Transconductance	gm		50		175	μΑ/V
ITEC Accuracy		$V_{OS1}$ to $V_{CS} = +100$ mV or $-100$ mV	-10		+10	%

Note 2: Includes power FET leakage.


Note 3: CTLI Gain is defined as:

$$\mathsf{A}_{\mathsf{CTLI}} = \frac{(\mathsf{V}_{\mathsf{CTLI}} - \mathsf{V}_{\mathsf{REF}})}{\mathsf{V}_{\mathsf{OS1}} - \mathsf{V}_{\mathsf{CS}}}$$

Note 4: Specifications to -40°C are guaranteed by design, not production tested.


# **Typical Operating Characteristics**

 $(V_{DD} = 5V, V_{CTLI} = 1V, V_{FREQ} = GND, R_{LOAD} = 1\Omega$ , circuit of Figure 1,  $T_{A} = +25^{\circ}C$ , unless otherwise noted.)




# **Typical Operating Characteristics (continued)**

 $(V_{DD} = 5V, V_{CTLI} = 1V, V_{FREQ} = GND, R_{LOAD} = 1\Omega$ , circuit of Figure 1,  $T_{A} = +25^{\circ}C$ , unless otherwise noted.)




# **Typical Operating Characteristics (continued)**

 $(V_{DD} = 5V, V_{CTLI} = 1V, V_{FREQ} = GND, R_{LOAD} = 1\Omega, circuit of Figure 1, T_A = +25$ °C, unless otherwise noted.)



#### THERMAL STABILITY, ROOM TEMPERATURE




# Power Drivers for Peltier TEC Modules

# **Pin Description**

PIN	NAME	FUNCTION
1	$V_{DD}$	Analog Supply Voltage Input
2	GND	Analog Ground
3	CTLI	TEC Current Control Input. Sets differential current into the TEC. Center point is 1.50V (no TEC current). The current is given by:  ITEC = (VOS1 - VCS) / RSENSE = (VCTLI - 1.50) / (10 x RSENSE). When (VCTLI - VREF) > 0, VOS2 > VOS1 > VCS.
4	REF	1.50V Reference Output. Bypass REF to GND with a 1µF ceramic capacitor.
5, 7	PGND2	Power Ground 2. Internal synchronous rectifier ground connections. Connect all PGND pins together at power ground plane.
6, 8, 10	LX2	Inductor Connection. Connect all LX2 pins together. For MAX1969, connect LX1 and LX2 pins together.
9, 11	PV <sub>DD</sub> 2	Power 2 Inputs. Must be same voltage as V <sub>DD</sub> . Connect all PV <sub>DD</sub> 2 inputs together at the V <sub>DD</sub> power plane.
12	FREQ	Switching Frequency Select. High = 1MHz, Low = 500kHz.
13	ITEC	TEC Current Monitor Output. The ITEC output voltage is a function of the voltage across the TEC current-sense resistor. V <sub>ITEC</sub> = 1.50V + (V <sub>OS1</sub> - V <sub>CS</sub> ) x 8.
14	OS2	Output Sense 2. OS2 senses one side of the differential TEC voltage. OS2 is a sense point, not a power output. For MAX1969, connect OS2 to GND.
15	OS1	Output Sense 1. OS1 senses one side of the differential TEC voltage. OS1 is a sense point, not a power output.
16	CS	Current-Sense Input. The current through the TEC is monitored between CS and OS1. The maximum TEC current is given by 150mV / RSENSE and is bipolar.
17	SHDN	Shutdown Control Input. Active-low shutdown control.
18, 20	PV <sub>DD</sub> 1	Power 1 Inputs. Must be same voltage as V <sub>DD</sub> . Connect all PV <sub>DD</sub> 1 inputs together at the V <sub>DD</sub> power plane.
19, 21, 23	LX1	Inductor Connection. Connect all LX1 pins together. For MAX1969, connect all LX1 and LX2 pins together.
22, 24	PGND1	Power Ground 1. Internal synchronous rectifier ground connections. Connect all PGND pins together at power ground plane.
25	COMP	Current Control-Loop Compensation. For most designs connect a 0.01µF capacitor from COMP to GND.
26	MAXIN	Maximum Negative TEC Current. Connect MAXIN to REF to set default negative current limit -150mV / Rsense. For MAX1969, connect MAXIN to MAXIP.
27	MAXIP	Maximum Positive TEC Current. Connect MAXIP to REF to set default positive current limit +150mV / R <sub>SENSE</sub> . (See the <i>Setting Max Positive and Negative TEC Current</i> section).
28	MAXV	Maximum Bipolar TEC Voltage. Connect an external resistive-divider from REF to GND to set the maximum voltage. The maximum TEC voltage is 4 x V <sub>MAXV</sub> .
_	EP	Exposed Pad. Internally connected to GND. Connect to a large ground plane to maximize thermal performance.

# **Functional Diagram**



### **Detailed Description**

The MAX1968/MAX1969 TEC drivers consist of two switching buck regulators that operate together to directly control TEC current. This configuration creates a differential voltage across the TEC, allowing bidirectional TEC current for controlled cooling and heating. Controlled cooling and heating allow accurate TEC temperature control within the tight tolerances of laser driver specifications. The voltage at CTLI directly sets the TEC current. An external thermal-control loop is typically used to drive CTLI. Figures 1 and 2 show examples of thermal control-loop circuits.

### **Ripple Cancellation**

Switching regulators like those used in the MAX1968/MAX1969 inherently create ripple voltage on the output. The regulators in the MAX1968 switch in phase and provide complementary in-phase duty cycles so ripple waveforms at the TEC are greatly reduced. This feature suppresses ripple currents and electrical noise at the TEC to prevent interference with the laser diode.

### Switching Frequency

FREQ sets the switching frequency of the internal oscillator. With FREQ = GND, the oscillator frequency is set to 500kHz. The oscillator frequency is 1MHz when FREQ = VDD.

#### Voltage and Current-Limit Settings

Both the MAX1968 and MAX1969 provide control of the maximum differential TEC voltage. Applying a voltage to MAXV limits the maximum voltage across the TEC. The MAX1968 provides control of the maximum positive and negative TEC current. The voltage at MAXIP and MAXIN sets the maximum positive and negative current through the TEC. These current limits can be independently controlled. The MAX1969 only controls TEC current in one direction. The maximum TEC current is controlled by MAXIP. Connect MAXIN to GND when using the MAX1969.

#### **Current Monitor Output**

ITEC provides a voltage output proportional to the TEC current (ITEC). See the *Functional Diagram* for more detail:

$$VITEC = 1.5V + 8 \times (VOS1 - VCS)$$

#### **Reference Output**

The MAX1968/MAX1969 include an on-chip voltage reference. The 1.50V reference is accurate to 1% over temperature. Bypass REF with 1µF to GND. REF may be used to bias an external thermistor for temperature sensing as shown in Figures 1 and 2.

### **Design Procedure**

#### **Inductor Selection**

Small surface-mount inductors are ideal for use with the MAX1968/MAX1969.  $3.3\mu H$  inductors are suitable for most applications. Select the output inductors so that the LC resonant frequency of the inductance and the output capacitance is less than 1/5 the selected switching frequency. For example,  $3.3\mu H$  and  $1\mu F$  have a resonance at 87.6kHz, which is adequate for 500kHz operation

$$f = \frac{1}{2\pi\sqrt{LC}}$$

where:

f = resonant frequency of output filter.

### **Capacitor Selection**

### **Filter Capacitors**

Decouple each power-supply input (VDD, PVDD1, PVDD2) with a 1µF ceramic capacitor close to the supply pins. In some applications with long distances between the source supply and the MAX1968/MAX1969, additional bypassing may be needed to stabilize the input supply. In such cases, a low-ESR electrolytic capacitor of 100µF or more at VDD is usually sufficient.

#### **Compensation Capacitor**

A compensation capacitor is needed to ensure current control-loop stability. Select the capacitor so that the unity-gain bandwidth of the current control loop is less than or equal to 1/12th the resonant frequency of the output filter:

$$\begin{split} &C_{COMP} \ge \left(\frac{g_{m}}{f_{BW}}\right) \times \left(\frac{24 \times R_{SENSE}}{2\pi \times (R_{SENSE} + R_{TEC})}\right) \text{ (For MAX1968)} \\ &C_{COMP} \ge \left(\frac{g_{m}}{f_{BW}}\right) \times \left(\frac{12 \times R_{SENSE}}{2\pi \times (R_{SENSE} + R_{TEC})}\right) \text{ (For MAX1969)} \end{split}$$

where:

fBW = loop unity gain bandwidth

gm = loop transconductance, typically 100µA/V

CCOMP = value of the compensation capacitor

RTEC = TEC series resistance

Rsense = sense resistor

### **Setting Voltage and Current Limits**

Certain TEC parameters must be considered to guarantee a robust design. These include maximum positive current, maximum negative current, and the maximum voltage allowed across the TEC. These limits should be used to set the MAXIP, MAXIN, and MAXV voltages.

# Setting Max Positive and Negative TEC Current

MAXIP and MAXIN set the maximum positive and negative TEC currents, respectively. The default current limit is  $\pm 150 \text{mV}$  / RSENSE when MAXIP and MAXIN are connected to REF. To set maximum limits other than the defaults, connect a resistor-divider from REF to GND to set VMAXI\_. Use resistors in the  $10 \text{k}\Omega$  to  $100 \text{k}\Omega$  range. VMAXI\_ is related to ITEC by the following equations:

VMAXIP = 10(ITECP(MAX) x RSENSE)

VMAXIN = 10(ITECN(MAX) x RSENSE)

where ITECP(MAX) is the maximum positive TEC current and ITECN(MAX) is the negative maximum TEC current.

Positive TEC current occurs when CS is less than OS1:

ITEC x RSENSE = VOS1 - VCS

when ITEC > 0.

ITEC x RSENSE = VCS - VOS1

when ITFC < 0.

The MAX1969 controls the TEC current in one direction (unipolar current flow from OS1 to CS). Set the maximum unipolar TEC current by applying a voltage to MAXIN. Connect MAXIP to MAXIN. The equation for setting MAXIN is the same for the MAX1968 and MAX1969.

Take care not to exceed the positive or negative current limit on the TEC. Refer to the manufacturer's data sheet for these limits.

### **Setting MAX TEC Voltage**

Apply a voltage to the MAXV pin to control the maximum differential TEC voltage. MAXV can vary from 0 to REF. The voltage across the TEC is four times  $V_{MAXV}$  and can be positive or negative:

 $IVOS1 - VOS2I = 4 \times VMAXV$ 

Set  $V_{MAXV}$  with a resistor-divider between REF and GND using resistors from  $10k\Omega$  to  $100k\Omega$ .  $V_{MAXV}$  can vary from 0 to REF.

### **Control Inputs/Outputs**

### **Output Current Control**

The voltage at CTLI directly sets the TEC current. CTLI is typically driven from the output of a temperature control loop. For the purposes of the following equations, it is assumed that positive TEC current is cooling (see Figure 1). The transfer function relating current through the TEC (ITEC) and VCTLI is given by:

ITEC = (VCTLI - VREF)/(10 x RSENSE)

where VREF is 1.50V and:

ITEC = (Vos1 - Vcs)/Rsense

CTLI is centered around REF (1.50V). I<sub>TEC</sub> is zero when CTLI = 1.50V. When VCTLI > 1.50V the MAX1968 is cooling. Current flow is from OS2 to OS1. The voltages on the pins relate as follows:

Vos2 > Vos1 > Vcs

The opposite applies when heating. When VCTLI < 1.50V current flows from OS1 to OS2:

Vos2 < Vos1 < Vcs

#### **Shutdown Control**

The MAX1968/MAX1969 can be placed in a power-saving shutdown mode by driving SHDN low. When the MAX1968/MAX1969 are shut down, the TEC is off (OS1 and OS2 decay to GND) and supply current is reduced to 2mA (typ).

#### **ITEC Output**

ITEC is a status output that provides a voltage proportional to the actual TEC current. ITEC = REF when TEC current is zero. The transfer function for the ITEC output is:

$$VITEC = 1.50 + 8 \times (VOS1 - VCS)$$

Use ITEC to monitor the cooling or heating current through the TEC. The maximum capacitance that ITEC can drive is 100pF.




Figure 1. Typical Application Circuit for MAX1968. Circuit is configured for both cooling and heating with an NTC thermistor. Current flowing from OS2 to OS1 is cooling.





Figure 2. Typical Application Circuit for MAX1969. MAXIN sets the maximum TEC current. Circuit configured for cooling with NTC thermistor. Current always flows from CS to OS2.

# **Applications Information**

The MAX1968/MAX1969 typically drive a thermoelectric cooler inside a thermal control loop. TEC drive polarity and power are regulated based on temperature information read from a thermistor, or other temperature-measuring device to maintain a stable control temperature. Temperature stability of 0.01°C can be achieved with carefully selected external components.

There are numerous ways to implement the thermal loop. Figures 1 and 2 show a design that employs precision op amps, along with a DAC or potentiometer to set the control temperature. The loop may also be implemented digitally, using a precision A/D to read the thermistor or other temperature sensor, a microcontroller to implement the control algorithm, and a DAC (or filtered PWM signal) to send the appropriate signal to the MAX1968/MAX1969 CTLI input. Regardless of the form taken by the thermal control circuitry, all designs are similar in that they read temperature, compare it to a set-point signal, and then send an error-correcting signal to the MAX1968/MAX1969 that moves the temperature in the appropriate direction.

# **Pin Configuration**



# **Chip Information**

TRANSISTOR COUNT: 2959 PROCESS: BICMOS

# **Package Information**

For the latest package outline information and land patterns (footprints), go to <a href="https://www.maximintegrated.com/package">www.maximintegrated.com/package</a>. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

PACKAGE	PACKAGE	OUTLINE	LAND
TYPE	CODE	NO.	PATTERN NO.
28 TSSOP	U28E4	<u>21-0108</u>	<u>90-0146</u>

# Power Drivers for Peltier TEC Modules

# **Revision History**

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
3	5/15	Updated Benefits and Features section	1

For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642, or visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.