

RTLCheck: Verifying the Memory Consistency of RTL Designs


*NVIDIA


Yatin A. Manerkar, Daniel Lustig*, Margaret Martonosi, Michael Pellauer*























Conclusions

- RTL must be verified against formal specifications of MCM behaviour
- RTLCheck: Automated MCM verification of arbitrary RTL against arbitrary microarchitectural orderings
 - Translates microarch. axioms to equivalent temporal SVA properties
 - Can handle arbitrary ISA-level MCMs (SC, TSO, ARM, ...)
 - JasperGold proves most of generated properties in <u>minutes or</u> <u>hours</u>
- RTLCheck enables <u>full-stack HLL-to-RTL</u> MCM verification (with rest of Check suite) across a collection of litmus tests