RTLCheck: Verifying the Memory Consistency of RTL Designs

Yatin A. Manerkar, Daniel Lustig*, Margaret Martonosi, and Michael Pellauer*

Princeton University

*NVIDIA

MICRO-50



Memory Consistency Models (MCMs) are Complex

Core 0	Core 1
Data = 100;	While (Flag != 1) {}
Flag = 1;	int r1 = Data;
(All locations initially have a value of 0)	

- MCMs specify ordering requirements of memory operations in parallel programs
 - Essential to correct parallel systems
- Difficult to specify and verify!



Memory Consistency Models (MCMs) are Complex

Core 0	Core 1	
Data = 100;	While (Flag != 1) {}	
Flag = 1;	int r1 = Data;	
(All locations initially have a value of 0)		

- MCMs specify ordering requirements of memory operations in parallel programs
 - Essential to correct parallel systems
- Difficult to specify and verify!




Memory Consistency Models (MCMs) are Complex

Core 0	Core 1	
Flag = 1;	While (Flag != 1) {}	
Data = 100;	int r1 = Data;	
(All locations initially have a value of 0)		

- MCMs specify ordering requirements of memory operations in parallel programs
 - Essential to correct parallel systems
- Difficult to specify and verify!




- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB
 - Coherence protocol orderings
 - ...and many more






- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB
 - Coherence protocol orderings
 - ...and many more





- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB
 - Coherence protocol orderings
 - ...and many more




FIFO store buffers help ensure Total Store Order (TSO)



- Hardware enforces consistency model using smaller localized orderings
 - In-order fetch/WB

Do individual orderings correctly work together

to satisfy consistency model?



Store Order (TSO)



Microarchitecture in µspec DSL



Litmus Test

Core 0	Core 1
$(i1)[x] \leftarrow 1$	$(i3) r1 \leftarrow [y]$
$(i2) [y] \leftarrow 1$	$(i4) r2 \leftarrow [x]$
Under SC: Forbid r1=1, r2=0	



Microarchitecture in µspec DSL

Each **axiom** specifies an ordering that µarch should respect

```
(i1) [x] \leftarrow 1 \qquad (i3) r1 \leftarrow [y]
(i2) [y] \leftarrow 1 \qquad (i4) r2 \leftarrow [x]
Under SC: Forbid r1=1, r2=0
```



Microarchitecture in µspec DSL



Litmus Test

Core 0	Core 1
$(i1)[x] \leftarrow 1$	$(i3) r1 \leftarrow [y]$
$(i2) [y] \leftarrow 1$	$(i4) r2 \leftarrow [x]$
Under SC: Forbid r1=1, r2=0	




Microarchitecture in µspec DSL



Litmus Test

Core 0	Core 1
$(i1)[x] \leftarrow 1$	$(i3) r1 \leftarrow [y]$
$(i2) [y] \leftarrow 1$	$(i4) r2 \leftarrow [x]$
Under SC: Forbid r1=1, r2=0	






Microarchitecture in µspec DSL




Litmus Test

Core 0	Core 1
$(i1)[x] \leftarrow 1$	$(i3) r1 \leftarrow [y]$

Microarch. verification checks that combination of axioms satisfies MCM







Microarchitecture in µspec DSL



Higher-level verif. requires maintaining ordering axioms

Does RTL maintain microarchitectural orderings?

Core u	Core 1

Microarch. verification checks that combination of axioms satisfies MCM





- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)



- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

ISA-Formal [Reid et al. CAV 2016]

-Instr. Operational Semantics

No MCM verification!



- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

ISA-Formal [Reid et al. CAV 2016]

-Instr. Operational Semantics

No MCM verification!

DOGReL [Stewart et al. DIFTS 2014]

-Memory subsystem transactions

No multicore MCM verification!



- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

ISA-Formal [Reid et al. CAV 2016]

-Instr. Operational Semantics

No MCM verification!

DOGReL [Stewart et al. DIFTS 2014]

-Memory subsystem transactions

No multicore MCM verification!

Kami

[Vijayaraghavan et al. CAV 2015] [Choi et al. ICFP 2017]

-MCM correctness for all programs, but...

Needs Bluespec design and manual proofs!



- ...but usually ignores memory consistency!
- Often use SystemVerilog Assertions (SVA)

Lack of automated memory


consistency verification at RTL!

[Vijayaraghavan et al. CAV 2015] [Choi et al. ICFP 2017]


-MCM correctness for all programs, but...

Needs Bluespec design and manual proofs!





















Meaning can be Lost in Translation!

小心地滑



Meaning can be Lost in Translation!

小心地滑

(Caution: Slippery Floor)




Meaning can be Lost in Translation!

小心地滑


(Caution: Slippery Floor)








<u>Axiomatic</u> Microarch. Verification






Axiomatic Microarch. Verification




Temporal
RTL Verification
(SVA, etc)






<u>Axiomatic</u> Microarch. Verification




<u>Abstract</u> nodes and happens-before edges

Temporal
RTL Verification
(SVA, etc)






<u>Axiomatic</u> Microarch. Verification



<u>Abstract</u> nodes and happens-before edges


Temporal
RTL Verification
(SVA, etc)



Concrete
signals and
clock cycles




Axiomatic Microarch. Verification



<u>Abstract</u> nodes and happens-before edges

Axiomatic/Temporal Mismatch!

Temporal
RTL Verification
(SVA, etc)



Concrete
signals and
clock cycles



Instances of the Axiomatic/Temporal Mismatch

- Outcome Filtering: enforcing particular outcome for litmus test
 - Discussed next
- Mapping Individual Happens-Before Edges (detailed in paper)
- Filtering Match Attempts (detailed in paper)



Axiomatic models make outcome filtering easy and efficient

mp (Message Passing)

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;



Axiomatic models make outcome filtering easy and efficient

mp (Message Passing)

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
Outcome: r1	= 1, r2 = 1

Execution examined as a whole,

so outcome can be enforced!



Axiomatic models make outcome filtering easy and efficient

mp (Message Passing)

Core 0	Core 1
$(i1) \times = 1;$	(3) r1 = y;
(i2) y = 1	(i4) r2 = x;
Outcome: r1	= 1, r2 = 1

Execution examined as a whole,

so outcome can be enforced!



Axiomatic models make outcome filtering easy and efficient

mp (Message Passing)

Core 0	Core 1
(i1) x = 1	(i3) r1 = y;
(i2) y = 1	(-4) r2 = x;
Outcome: r1	= 1, r2 = 1

Execution examined as a whole,

so outcome can be enforced!




- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp	
Core 0	Core 1
(i1) x = 1;	(i3) $r1 = y$;
(i2) y = 1;	(i4) $r2 = x$;
Is r1 = 1, r2 = 0 possible?	



- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
Is r1 = 1, r2 = 0 possible?	





- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
Is r1 = 1, r2 = 0 possible?	



- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
Is r1 = 1, r2 = 0 possible?	

$$(i1) \times = 1$$

$$Step 1$$

$$(i2) \times y = 1$$

$$Step 2$$

$$(i3) \times r1 = y = 1$$

$$Step 3$$

$$(i4) \times r2 = x = 1$$

$$Step 4$$


$$(i4) \times r2 = x = 0$$



- Filtering executions by outcome requires expensive global analysis
 - Not done by many SVA verifiers, including JasperGold!

mp	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) $r2 = x$;
Is r1 = 1, r2 = 0 possible?	

Need to examine <u>all</u>
<u>possible paths</u> from current step to end of execution: too expensive!





- Filtering executions by outcome requires <u>expensive global analysis</u>
 - Not done by many SVA verifiers, including JasperGold!

SVA Verifier Approximation: Only check if constraints hold <u>up to current step</u>

Makes Outcome Filtering impossible!





mp

Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "Read_Values":

Every load either reads BeforeAllWrites OR reads FromLatestWrite



liip	
Core 0	Core 1
(i1) x = 1;	(i3) $r1 = y$;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "Read_Values":

Every load either reads BeforeAllWrites OR reads FromLatestWrite



mp

Core 0	Core 1
(i1) x = 1;	(i3) $r1 = y$;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: r1 = 1, r2 = 0	

Axiom "Read_Values":

Every load either reads BeforeAllWrites OR reads FromLatestWrite

No write for load to read from!



IIIP	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: $r1 = 1$, $r2 = 0$	

```
Axiom "Read_Values":

<del>Every</del> load <del>either</del> reads BeforeAllWrites <del>OR reads FromLatestWrite</del>
```

Outcome Filtering leads to simpler axioms!



BeforeAllWrites:

Unless Load returns non-zero value,

Load happens before all stores to its address

mp

P	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: $r1 = 1$, $r2 = 0$	




BeforeAllWrites:

Unless Load returns non-zero value,

Load happens before all stores to its address

ıııp	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: $n1 - 1$ $n2 - 0$	

mn



After 3 cycles:




BeforeAllWrites:

Unless Load returns non-zero value,

Load happens before all stores to its address

mp	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: $r1 = 1$, $r2 = 0$	



After 3 cycles:

Store happens before load!

Property Violated?




BeforeAllWrites:

Unless Load returns non-zero value,

Load happens before all stores to its address

ılıp		
Core 0	Core 1	
(i1) x = 1;	(i3) r1 = y;	
(i2) y = 1;	(i4) r2 = x;	
SC Forbids: $r1 = 1$, $r2 = 0$		

mn



After 3 cycles:

Store happens before load!

Property Violated?

After 6 cycles:

Load does not read 0
No Violation!




BeforeAllWrites:

Unless Load returns non-zero value,

Load happens before all stores to its address

шР	
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: $r1 = 1$, $r2 = 0$	



After 3 cycles:

Store happens before load!

Property Violated?

After 6 cycles:

Load does not read 0

No Violation!

But verifiers don't check future cycles!



BeforeAllWrites:


Unless Load returns non-zero value,

Load happens before all stores to its address

mp		
Core 0	Core 1	
(i1) x = 1;	(i3) r1 = y;	
(i2) y = 1;	(i4) r2 = x;	
CC Fachida .	4 4 0	

mn

SC Forbids: r1 = 1, r2 = 0



Counterexample flagged despite hardware doing **nothing wrong!**

After 3 cycles:

Store happens before load!

Property Violated?

After 6 cycles:

Load does not read 0

No Violation!

But verifiers don't check future cycles!



Note: Axioms/properties abstracted for brevity

Solution: Load Value Constraints

- Don't simplify axioms; translate all cases
- Tag each case with appropriate *load value constraints*
 - reflect the data constraints required for edge(s)

```
Core 0 Core 1

(i1) x = 1; (i3) r1 = y;

(i2) y = 1; (i4) r2 = x;

SC Forbids: r1 = 1, r2 = 0
```

mp

Axiom "Read_Values":

Every load either reads BeforeAllWrites OR reads FromLatestWrite

Property to check:

mapNode(Ld $x \rightarrow St x$, Ld x == 0) or mapNode(St $x \rightarrow Ld x$, Ld x == 1);



	<u> </u>
Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;

mp

■ Don't simplify axioms; translate **all** cases

- SC Forbids: r1 = 1, r2 = 0
- Tag each case with appropriate *load value constraints*
 - reflect the data constraints required for edge(s)

```
Axiom "Read_Values":

Every load either reads BeforeAllWrites OR reads FromLatestWrite
```

```
Property to check:

mapNode Ld x \rightarrow St x, Ld x == 0) or mapNode(St x \rightarrow Ld x, Ld x == 1);
```



Solution: Load Value Constraints

Don't simplify axioms; translate <u>all</u> cases

(i1) x = 1; (i3) r1 = y; (i2) y = 1; (i4) r2 = x; SC Forbids: r1 = 1, r2 = 0

Core 1

mp

Core 0

- Tag each case with appropriate *load value constraints*
 - reflect the data constraints required for edge(s)

```
Axiom "Read_Values":
```

Every load either reads BeforeAllWrites OR reads FromLatestWrite

Property to check:

mapNode(Ld $x \rightarrow St x$, Ld x == 0) or mapNode(St $x \rightarrow Ld x$, Ld x == 1);



Core 0	Core 1
(i1) x = 1;	(i3) r1 = y;
(i2) y = 1;	(i4) r2 = x;
SC Forbids: $r1 = 1$, $r2 = 0$	

mp

- Don't simplify axioms; translate <u>all</u> cases
- Tag each case with appropriate *load value constraints*
 - reflect the data constraints required for edge(s)


```
Axiom "Read_Values":
Every load either reads BeforeAllWrites OR reads FromLatestWrite
```

```
Property to check:

mapNode(Ld x \rightarrow St x, Ld x == 0) or mapNode(St x \rightarrow Ld x, Ld x == 1);
```




Multi-V-scale: a Multicore Case Study






Multi-V-scale: a Multicore Case Study





Multi-V-scale: a Multicore Case Study




Arbiter enforces that only one core can access memory at any time



Bug Discovered in V-scale


- V-scale memory internally writes stores to wdata register
- wdata pushed to memory when subsequent store occurs
- Akin to single-entry store buffer
- When two stores are sent to memory in successive cycles, first of two stores is <u>dropped</u> by memory!
- Fixed bug by eliminating wdata
- V-scale has since been deprecated by RISC-V Foundation





Bug Discovered in V-scale


- V-scale memory internally writes stores to wdata register
- wdata pushed to memory when subsequent store occurs
- Akin to single-entry store buffer
- When two stores are sent to memory in successive cycles, first of two stores is <u>dropped</u> by memory!
- Fixed bug by eliminating wdata
- V-scale has since been deprecated by RISC-V Foundation





Bug Discovered in V-scale


- V-scale memory internally writes stores to wdata register
- wdata pushed to memory when subsequent store occurs
- Akin to single-entry store buffer
- When two stores are sent to memory in successive cycles, first of two stores is <u>dropped</u> by memory!
- Fixed bug by eliminating wdata
- V-scale has since been deprecated by RISC-V Foundation





Results: Time to Verification


- Two configurations (**Hybrid** and **Full_Proof**), avg. runtime 6.2 hrs
 - See paper for configuration details





Results: Time to Verification

- Two configurations (**Hybrid** and **Full_Proof**), avg. runtime 6.2 hrs
 - See paper for configuration details




Verified very quickly through covering traces (details in paper)



Results: Time to Verification

- Two configurations (**Hybrid** and **Full_Proof**), avg. runtime 6.2 hrs
 - See paper for configuration details




some properties unproven)



Results: Proven Properties

- Full_Proof generally better (90%/test) than Hybrid (81%/test)
- On average, Full_Proof can prove more properties in same time






Results: Proven Properties

- Full_Proof generally better (90%/test) than Hybrid (81%/test)
- On average, Full_Proof can prove more properties in same time

Hybrid better for only a few tests





[Batty et al. POPL 2012] [TriCheck, ASPLOS 2017] High-Level Languages (HLL) [COATCheck, ASPLOS 2016] [Vafeiadis et al. PLDI 2017] OS Compiler [Sarkar et al. PLDI 2011] [Alglave et al. TOPLAS 2014] Architecture Microarchitecture [PipeCheck, MICRO-47] [CCICheck, MICRO-48] [Vijayaraghavan et al. **Processor RTL CAV 2015**] [Choi et al. ICFP 2017]



High-Level Languages (HLL)

Compiler

OS

[COATCheck, ASPLOS 2016] [Vafeiadis et al. PLDI 2017]

Architecture

[Sarkar et al. PLDI 2011] [Alglave et al. TOPLAS 2014]

Microarchitecture

[PipeCheck, MICRO-47] [CCICheck, MICRO-48]

Higher-level tools
directly or indirectly
assume correctness
of underlying RTL!

Processor RTL

[Vijayaraghavan et al. CAV 2015]
[Choi et al. ICFP 2017]



High-Level Languages (HLL)

Compiler

OS

CM

Architecture

Microarchitecture

[P

[Batty et al. POPL 2012] [TriCheck, ASPLOS 2017]

[COATCheck, ASPLOS 2016] [Vafeiadis et al. PLDI 2017]

[Sarkar et al. PLDI 2011] [Alglave et al. TOPLAS 2014]

Higher-level tools
directly or indirectly
assume correctness
of underlying RTL!

Processor RTL

[PipeCheck, MICRO-47] [CCICheck, MICRO-48]

[Vijayaraghavan et al. CAV 2015]

[Choi et al. ICFP 2017]

Requires

Bluespec design

and manual proof



High-Level Languages (HLL) [Batty et al. POPL 2012] [TriCheck, ASPLOS 2017]

Compiler OS [COATCheck, ASPLOS 2016] [Vafeiadis et al. PLDI 2017]

Architecture [Sarkar et al. PLDI 2011] [Alglave et al. TOPLAS 2014]

Higher-level tools
directly or indirectly
assume correctness
of underlying RTL!

Microarchitecture

[PipeCheck, MICRO-47] [CCICheck, MICRO-48]

Processor RTL

[RTLCheck, MICRO-50]

[Vijayaraghavan et al. CAV 2015]
[Choi et al. ICFP 2017]

- RTLCheck <u>validates</u> RTL against μarch, filling μarch-RTL verification gap!
- Automated MCM verification of <u>arbitrary RTL</u> for suite of litmus tests



Conclusions

- RTLCheck: Automated MCM Verification of arbitrary RTL against arbitrary microarchitectural orderings
 - Translates microarch. axioms into equivalent temporal SVA properties
 - Allows RTL to be validated against µarch ordering specification
 - Capable of handling arbitrary ISA-level MCMs (SC, TSO, ARM, Power,...)
 - Most of generated properties proven by JasperGold in minutes or hours
- RTLCheck enables <u>full-stack HLL-to-RTL</u> MCM verification (with rest of Check suite) across a collection of litmus tests

Code available at https://github.com/ymanerka/rtlcheck



RTLCheck: Verifying the Memory Consistency of RTL Designs

Yatin A. Manerkar, Daniel Lustig*,
Margaret Martonosi, and Michael Pellauer*

Code available at https://github.com/ymanerka/rtlcheck

