
Automated Formal Verification of Event Orderings in Parallel Hardware and Software



 $(i2) | [y] \leftarrow 1$


Yatin A. Manerkar (Princeton University)







(i4) r2 \leftarrow [x]

Edges: ISA-level relations







RealityCheck: Scalability Using Abstraction

L1

Main Memory

Core0 Core1 Core2 Core3

AtomicMemory

■ 2) Interface verification: check implementation vs interface

AtomicMemory

Break down verification into smaller verification problems

■ 1) Represent component using abstract interface

Hide internal details => simpler verification

MemoryHierarchy


Processor


Processor


L1

Main Memory

L1







Tricky to translate from µspec to SVA correctly

- Situation further complicated by SVA verifiers (e.g. Cadence) JasperGold) not fully supporting SVA spec
- Example:

Axiom "Read Values": Load returns 0 => Load is BeforeAllWrites

In SVA, this is represented as:

assume property (a); // Load returns 0

assert property (b); // Load is BeforeAllWrites

//The above is equivalent to...

assert property ((always a) implies (always b));

SVA is based on temporal logic (G = always, F = eventually):

 $G \ a \ -> \ G \ b = (\sim (G \ a)) \ \setminus/ \ G \ b = (F \sim a) \ \setminus/ \ G \ b$

- Assumptions introduce liveness (through use of F)
 - Expensive to check! [Cerny et al. 2010]
- SVA verifiers approximate: only check assumptions until current state
 - Property is then easier to check…
 - ...but assumptions no longer correctly enforced!

RTLCheck Solution: Generate properties that handle all test outcomes

Note: uspec axiom abstracted for brevity

Nuts, Bolts, and Results


- All tools provide automated formal verification
- Core to approach: happens-before graphs checked for cycles using efficient SMT solvers
 - RealityCheck uses Z3 solver from Microsoft Research
- RTLCheck utilises commercial SVA prover (Cadence JasperGold) to check generated SVA assertions
- Some Results:

MemoryHierarchy

- PipeProof can prove correct simple microarchitectures implementing SC and TSO for all programs in < 1 hour
- JasperGold proved 89% of all RTLCheck-generated properties for 56 litmus tests in 11 hrs/test for opensource RISC-V V-scale processor
- RTLCheck discovered a bug in the memory implementation of V-scale (reported to developers)
- Discovered two counterexamples to "trailing-sync" compiler mapping from C11 to Power and ARMv7 [Manerkar et al. CoRR 2016] using TriCheck [Trippel et al ASPLOS 2017]

Different Tools for Different Points in the Verification Timeline

- PipeProof: Early-stage flat formal verification of design across all possible programs against ISA-level MCM
- RealityCheck: Mid-stage hierarchical formal verification of detailed design against ISA-level MCM (bounded)
- RTLCheck: Late-stage formal verification of Verilog implementation against microarchitectural orderings (bounded)



Conclusions

- Verification now dominates total hardware design cost
- Bringing verification <u>earlier</u> in design timeline can find bugs **quicker** and **reduce** overall development time
- Memory consistency models (MCMs) specify ordering rules which constrain values read by loads in parallel programs
- My thesis: automated formal methodologies and tools for verification of MCM implementations PipeProof: Ensure that design respects MCM for all possible
- programs before RTL is written! RealityCheck: Modular, scalable verification capable of
- tackling large designs ■ RTLCheck: Checking early-stage microarchitectural

ordering specifications on real processor implementations

Papers and code available at www.cs.princeton.edu/~manerkar