

HOMework 4

Yunus Emre Geyik – 1801042635

TEST BENCHES SEPERATLY

ALU CONTROL TEST BENCH

```
Transcript
```

```
VSIM 6> step -current
# Time= 0, ALUOp:100, Func:000, Output:110
# Time=20, ALUOp:100, Func:001, Output:000
# Time=40, ALUOp:100, Func:010, Output:010
# Time=60, ALUOp:100, Func:011, Output:001
# Time=80, ALUOp:100, Func:100, Output:101
# Time=100, ALUOp:100, Func:101, Output:111
# Time=120, ALUOp:000, Func:xxx, Output:000
# Time=140, ALUOp:001, Func:xxx, Output:110
# Time=160, ALUOp:111, Func:xxx, Output:111
# Time=180, ALUOp:011, Func:xxx, Output:101
# Time=200, ALUOp:010, Func:xxx, Output:010
# Time=240, ALUOp:101, Func:xxx, Output:100
# Time=260, ALUOp:000, Func:xxx, Output:000

VSIM 7> ]
```

COMPERATOR TEST BENCH

[illegible]

INSTRUCTION MEMORY TEST BENCH

```

Transcript
# -- Compiling module instruction_memory_testbench
#
# Top level modules:
#     instruction_memory_testbench
ModelSim> vsim work.instruction_memory_testbench
# vsim work.instruction_memory_testbench
# Loading work.instruction_memory_testbench
# Loading work.instruction_memory
add wave -position insertpoint \
sim:/instruction_memory_testbench/_pc \
sim:/instruction_memory_testbench/_instruction
VSIIM6> step -current
# Time= 0, _pc:00000000000000000000000000000000, _instruction:0000001000010000
# Time=20, _pc:0000000000000000000000000000000001, _instruction:00000010001011000
VSIIM 7>

```

EXTENDER TEST BENCH

```
Transcript
```

```
# -- Compiling module extender_testbench
#
# Top level modules:
#     extender_testbench
ModelSim> vsim work.extender_testbench
# vsim work.extender_testbench
# Loading work.extender_testbench
# Loading work.extender
add wave -position insertpoint \
sim:/extender_testbench/_input \
sim:/extender_testbench/_output
VSIIM 6> step -current
# time = 0, _input =110111, _output=1111111111111111111111111111111111111111
# time = 20, _input =001011, _output=0000000000000000000000000000000000000000
VSIIM 7>
```

BEFORE REGISTER TEST BENCH

[illegible]


REGISTER TEST BENCH

```

Transcript
sim:/register_testbench/Rt \
sim:/register_testbench/Rd_or_Rt \
sim:/register_testbench/WriteData \
sim:/register_testbench/RegWrite \
sim:/register_testbench/Read_Rs_Data \
sim:/register_testbench/Read_Rt_Data \
sim:/register_testbench/clock
VSM6> step -current
# Time= 0, Rs:110, Rt:100, Rd_or_Rt:xxx, WriteData:xxxxxxxxxxxxxxxxxxxxxxxxxxxx, RegWrite:0, Read_Rs_Data:0000000000000000000000000000110, Read_Rt_Data:00000000000000000000000000000000
# Time=20, Rs:010, Rt:001, Rd_or_Rt:011, WriteData:00000000000000000000000000001110101, RegWrite:1, Read_Rs_Data:0000000000000000000000000000010, Read_Rt_Data:00000000000000000000000000000001
# Note: sfinish : D:/Emre/OneDrive - GTÜ/Masaüstü/HW4/register_testbench.v(31)
# Time: 60 ps Iteration: 0 Instance: /register_testbench
# 1
# Break in Module register_testbench at D:/Emre/OneDrive - GTÜ/Masaüstü/HW4/register_testbench.v line 31
VSM7>

```


AFTER REGISTER TESTBENCH

 mem_register_output.mem - Not Defteri

Dosya Düzen Biçim Görünüm Yardım

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/register_testbench/atb/_registers
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
00000000000000000000000000000000
00000000000000000000000000000001
00000000000000000000000000000010
000000000000000000000000000011110101
0000000000000000000000000000000100
0000000000000000000000000000000101
0000000000000000000000000000000110
0000000000000000000000000000000111
```

BEFORE THE DATA MEMORY TEST BENCH

 mem_memory.mem - Not Defteri

Dosya Düzen Biçim Görünüm Yardım

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/DataMemory_testbench/atb/DataMem
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
00000000000000000000000000000000
00000000000000000000000000000001
0000000000000000000000000000001000
0000000000000000000000000000000011
000000000000000000000000000000001001
0000000000000000000000000000000011010
000000000000000000000000000000000000
000000000000000000000000000000001010101
00000000000000000000000000000000101010
0000000000000000000000000000000010010
000000000000000000000000000000000010
0000000000000000000000000000000000101
000000000000000000000000000000000011100
0000000000000000000000000000000000111
```

DATA MEMORY TEST BENCH

```
Transcript
# DataMemory_testbench
ModelSim> vsim work.DataMemory_testbench
# vsim work.DataMemory_testbench
# Loading work.DataMemory_testbench
# Loading work.DataMemory
add wave -position insertpoint \
sim:/DataMemory_testbench/Address \
sim:/DataMemory_testbench/WriteData \
sim:/DataMemory_testbench/ReadData \
sim:/DataMemory_testbench/MemoryRead \
sim:/DataMemory_testbench/MemoryWrite
VSI6> step -current
# Time= 0, Address:00000000000000000000000000000000, WriteData:00000000000000000000000000000001, MemoryRead:1, MemoryWrite:0, ReadData:00000000000000000000000000000001001
# Time=20, Address:00000000000000000000000000000000, WriteData:00000000000000000000000000000001, MemoryRead:0, MemoryWrite:1, ReadData:00000000000000000000000000000001001
VSI7>
```

AFTER THE DATA MEMORY TEST BENCH

mem_memory.mem - Not Deferi

Dosya Düzen Biçim Görünüm Yardım

```
// memory data file (do not edit the following line - required for mem load use)
// instance=/DataMemory_testbench/atb/DataMem
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
00000000000000000000000000000000
00000000000000000000000000000001
000000000000000000000000000001100
000000000000000000000000000000011
000000000000000000000000000000011
000000000000000000000000000001001
0000000000000000000000000000011010
000000000000000000000000000000000
000000000000000000000000000001010101
00000000000000000000000000000101010
0000000000000000000000000000010010
00000000000000000000000000000010
```

PROGRAM COUNTER TESTBENCH

```
Transcript
# vsim work.program_counter_testbench
# Loading work.program_counter_testbench
# Loading work.program_counter
add wave -position insertpoint \
sim:/program_counter_testbench/_input \
sim:/program_counter_testbench/_output \
sim:/program_counter_testbench/_clock
VSIM6> step -current
# Time= 0, _input =00000000000000000000000000000000, _output=00000000000000000000000000000000, _clock=0
# Time= 5, _input =00000000000000000000000000000000, _output=00000000000000000000000000000000, _clock=1
# ** Note: $finish : D:/Emre/OneDrive - GIÜ/Masaüstü/HW4/program_counter_testbench.v(31)
# Time: 10 ps Iteration: 0 Instance: /program_counter_testbench
# 1
# Break in Module program_counter_testbench at D:/Emre/OneDrive - GIÜ/Masaüstü/HW4/program_counter_testbench.v line 31
VSIM7>
```

SHIFTLFT2 TEST BENCH

```
Transcript
# -- Compiling module shiftright2_testbench
#
# Top level modules:
# shiftright2_testbench
ModelSim> vsim work.shiftright2_testbench
# vsim work.shiftright2_testbench
# Loading work.shiftright2_testbench
# Loading work.shiftright2
add wave -position insertpoint \
sim:/shiftright2_testbench/_input \
sim:/shiftright2_testbench/_output
VSIM6> step -current
# Time: 0 _input:00000000000000000000000000000000, _output: 00000000000000000000000000000000
# Time:20 _input:00000000000000000000000000000000, _output: 00000000000000000000000000000000
VSIM7>
```

MUX 3x1 BIT TEST BENCH

```
Transcript
# muxlbit
ModelSim> vsim work.mux3bit_testbench
# vsim work.mux3bit_testbench
# Loading work.mux3bit_testbench
# Loading work.mux3bit
# Loading work.muxlbit
add wave -position insertpoint \
sim:/mux3bit_testbench/_input1 \
sim:/mux3bit_testbench/_input2 \
sim:/mux3bit_testbench/_output \
sim:/mux3bit_testbench/selectBit
VSIM 7> step -current
# time = 0, _input1 =111, _input2=001, _output=001, selectBit=1
# time = 20, _input1 =011, _input2=101, _output=011, selectBit=0
VSIM 8>
```

CONTROL UNIT TEST BENCH

```
Transcript
sim:/Control_Unit_testbench/ALUSrc \
sim:/Control_Unit_testbench/ALUOp \
sim:/Control_Unit_testbench/BranchNot
VSIM 6> step -current
# Time= 0, Opcode=0000, RegWrite=1, RegDest=1, MemtoReg=0, Branch:0, MemRead=0, MemWrite=0, ALUSrc=0, ALUOp:100, BranchNot:0
# Time=20, Opcode=0001, RegWrite=1, RegDest=0, MemtoReg=0, Branch:0, MemRead=0, MemWrite=0, ALUSrc=1, ALUOp:000, BranchNot:0
# Time=40, Opcode=0010, RegWrite=1, RegDest=0, MemtoReg=0, Branch:0, MemRead=0, MemWrite=0, ALUSrc=1, ALUOp:001, BranchNot:0
# Time=60, Opcode=0011, RegWrite=1, RegDest=0, MemtoReg=0, Branch:0, MemRead=0, MemWrite=0, ALUSrc=1, ALUOp:111, BranchNot:0
# Time=80, Opcode=0100, RegWrite=1, RegDest=0, MemtoReg=0, Branch:0, MemRead=0, MemWrite=0, ALUSrc=1, ALUOp:011, BranchNot:0
# Time=100, Opcode=0101, RegWrite=0, RegDest=0, MemtoReg=0, Branch:1, MemRead=0, MemWrite=0, ALUSrc=0, ALUOp:010, BranchNot:0
# Time=120, Opcode=0110, RegWrite=0, RegDest=0, MemtoReg=0, Branch:0, MemRead=0, MemWrite=0, ALUSrc=0, ALUOp:010, BranchNot:1
# Time=140, Opcode=0111, RegWrite=1, RegDest=0, MemtoReg=0, Branch:0, MemRead=0, MemWrite=0, ALUSrc=1, ALUOp:101, BranchNot:0
# Time=160, Opcode=1000, RegWrite=1, RegDest=0, MemtoReg=1, Branch:0, MemRead=1, MemWrite=0, ALUSrc=1, ALUOp:000, BranchNot:0
# Time=180, Opcode=1001, RegWrite=0, RegDest=0, MemtoReg=0, Branch:0, MemRead=0, MemWrite=1, ALUSrc=1, ALUOp:000, BranchNot:0
VSIM 7>
```

MY INSTRUCTIONS

<u>AND</u>	$Rd = Rs \quad Rt$	R_s	R_t	R_d
	\$2, \$1, \$0	001	000	010
	\$3, \$2, \$1	010	001	011

<u>ADD</u>	\$5, \$4, \$3	100	011	101
	\$7, \$6, \$5	110	101	111

<u>SUB</u>	\$5, \$4, \$3	100	011	101
	\$7, \$6, \$5	110	101	111

<u>XOR</u>	\$3, \$5, \$6	101	110	011
	\$4, \$7, \$2	111	010	100

<u>NOR</u>	\$2, \$1, \$0	001	000	010
	\$3, \$2, \$1	010	001	011

<u>OR</u>	\$3, \$5, \$6	101	110	011
	\$4, \$7, \$2	111	010	100

1-Type

opcode | Rs | Rt | IM

ADDI

$$R_t = R_s + IM$$

\$5, \$4, 4 → 100 101 000100
\$6, \$3, 18 → 011 110 010010

ANDI

\$3, \$2, 5 → 010 011 000101
\$4, \$1, 6 → 001 100 000110

OZ1

\$6, \$2, 7 → 111 110 000111
\$1, \$4, 3 → 100 001 000011

NORI

\$2, \$0, 10 → 000 111 0101010
\$4, \$3, 16 → 011 100 100000

BEQ

\$4, \$3, Rost → 011 100 011001
\$6, \$5, Portol → 101 110 001101

BNE

\$3, \$1, Elm → 001 011 101000
\$5, \$2, portol → 111 101 111001

SLTI

\$4, \$5, 12 → 101 100 001100
\$1, \$6, 15 → 110 001 001111

LW

\$5, 32 (\$3) → 011 101 100000
\$2, 16 (\$4) → 100 010 010000

SW

\$6, 12 (\$6) → 110 100 001100
\$1, 20 (\$7) → 111 001 010100

ALU CONTROL BITS

ALU Control Bits

Instruction Opcode	ALUop	F ₂ F ₁ F ₀ Function	Desired ALU Action	ALU Control
AND	100	000	and	110
ADD	100	001	add	000
SUB	100	010	subtract	010
XOR	100	011	xor	001
NOR	100	100	nor	101
OR	100	101	or	111
ADDI	000	xxx	add	000
ANDI	001	xxx	and	110
ORI	111	xxx	or	111
NORI	011	xxx	nor	101
BEQ	010	xxx	subtract	010
BNE	010	xxx	subtract	010
SLTI	101	xxx	set on less than	100
LW	000	xxx	add	000
SW	000	xxx	add	000

THE TRUTH TABLE FOR THE 3 ALU CONTROL BITS

The Truth Table for the 3 ALU Control Bits

A			B			C			D			E			F		
(A ₂)	(A ₁)	(A ₀)	(B ₂)	(B ₁)	(B ₀)	(C ₂)	(C ₁)	(C ₀)	(D ₂)	(D ₁)	(D ₀)	(E ₂)	(E ₁)	(E ₀)	(F ₂)	(F ₁)	(F ₀)
1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0
0	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0

$$OP_2 = A_2 A_1' F_2 F_1' + A_2 A_1' F_1' F_0' + A_0$$

$$OP_1 = A_2 A_1' A_0' F_2' F_0' + A_2 A_1' A_0' F_2 F_1' F_0' + A_2 A_1' A_0' + A_2 A_1 A_0' + A_2 A_1 A_0$$

$$OP_0 = A_2 A_1' A_0' F_2' F_1' F_0' + A_2 A_1' A_0' F_2 F_1' + A_1 A_0$$

RTL -> CONTROL

RTL → Control

Instr.	RegW	RegDst	MemtoReg	Branch	MR	MW	ALUSrc	3-bit ALUOp
AND	1	1	0	0	0	0	0	100
ADD	1	1	0	0	0	0	0	100
SUB	1	1	0	0	0	0	0	100
XOR	1	1	0	0	0	0	0	100
NOR	1	1	0	0	0	0	0	100
OR	1	1	0	0	0	0	0	100
ADDI	1	0	0	0	0	0	1	000
ANDI	1	0	0	0	0	0	1	001
ORI	1	0	0	0	0	0	1	111
NORI	1	0	0	0	0	0	1	011
BEQ	0	X	X	1	0	0	0	010
BNE	0	X	X	1	0	0	0	010
SLTI	1	0	0	0	0	0	1	101
LW	1	0	1	0	1	0	1	000
SW	0	X	X	0	0	1	1	000

TRUTH TABLE FOR THE CONTROL UNIT

Truth Table for the Control Unit										(R Types)
OpCode:	ADDI	ANDI	ORI	NORI	BEQ	BNE	SLTI	LW	SW	0000
Reg W	1	1	1	1	0	0	1	1	0	1
Reg Dst	0	0	0	0	X	X	0	0	X	1
Mem to reg	0	0	0	0	X	X	0	1	X	0
Branch	0	0	0	0	1	0	0	0	0	0
MR	0	0	0	0	0	0	0	1	0	0
MW	0	0	0	0	0	0	0	0	1	0
ALUSrc	1	1	1	1	0	0	1	1	1	0
ALUOp2	0	0	1	0	0	0	1	0	0	1
ALUOp1	0	0	1	1	1	1	0	0	0	0
ALUOp0	0	1	1	1	0	0	1	0	0	0
BranchNot	0	0	0	0	0	1	0	0	0	0

Reg W = ADDI + ANDI + ORI + NORI + SLTI + LW + R Types

Reg Dst = R Types

Mem to reg = LW

Branch = BEQ + BNE

ALUSrc = ADDI + ANDI + ORI + NORI + SLTI + LW + SW

ALUOp0 = ANDI + ORI + NORI + SLTI

MR = LW

MW = SW

ALUOp2 = ORI + SLTI + R Types

ALUOp1 = ORI + NORI + BEQ + BNE

MINI MIPS

AND OPERATION

```
# clock =1, Instruction=00000100010000
# ProgramCounter=00000000000000000000000000000000, Opcode=0000, ALUOp=100, ALUControl=110, Rs=001, Rt=000, Rd=010, Func=000
# AluResult=00000000000000000000000000000000, Rs_Data=00000000000000000000000000000001, Rt_Data=00000000000000000000000000000000, ExtendedNum=00000000000000000000000000000000
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
# clock =0, Instruction=0000010001011000
# ProgramCounter=00000000000000000000000000000001, Opcode=0000, ALUOp=100, ALUControl=110, Rs=010, Rt=001, Rd=011, Func=000
# AluResult=00000000000000000000000000000000, Rs_Data=00000000000000000000000000000010, Rt_Data=00000000000000000000000000000001, ExtendedNum=00000000000000000000000000000000
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
```

ADD OPERATION

```
#
#
# clock =1, Instruction=0000100011101001
# ProgramCounter=00000000000000000000000000000010, Opcode=0000, ALUOp=100, ALUControl=000, Rs=100, Rt=011, Rd=101, Func=001
# AluResult=000000000000000000000000000000100, Rs_Data=000000000000000000000000000000100, Rt_Data=00000000000000000000000000000000, ExtendedNum=1111111111111111111111111111101001
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
# clock =0, Instruction=0000110101111001
# ProgramCounter=00000000000000000000000000000011, Opcode=0000, ALUOp=100, ALUControl=000, Rs=110, Rt=101, Rd=111, Func=001
# AluResult=0000000000000000000000000000001010, Rs_Data=000000000000000000000000000000110, Rt_Data=000000000000000000000000000000100, ExtendedNum=11111111111111111111111111111001
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
```

SUB OPERATION

```
#
#
# clock =1, Instruction=0000100011101010
# ProgramCounter=00000000000000000000000000000100, Opcode=0000, ALUOp=100, ALUControl=010, Rs=100, Rt=011, Rd=101, Func=010
# AluResult=000000000000000000000000000000100, Rs_Data=000000000000000000000000000000100, Rt_Data=00000000000000000000000000000000, ExtendedNum=111111111111111111111111111101010
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
# clock =0, Instruction=0000110101111010
# ProgramCounter=00000000000000000000000000000101, Opcode=0000, ALUOp=100, ALUControl=010, Rs=110, Rt=101, Rd=111, Func=010
# AluResult=00000000000000000000000000000010, Rs_Data=000000000000000000000000000000110, Rt_Data=000000000000000000000000000000100, ExtendedNum=1111111111111111111111111111010
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
```


XOR OPERATION

```
# clock =1, Instruction=0000101110011011
# ProgramCounter=000000000000000000000000000000110, Opcode=0000, ALUP=100, ALUControl=001, Rs=101, Rt=110, Rd=011, Func=011
# ALUResult=000000000000000000000000000000010, Rs_Data=000000000000000000000000000000100, Rt_Data=000000000000000000000000000000110, ExtendedNum=00000000000000000000000000000011011
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0

#
#
#
# clock =0, Instruction=0000111010100011
# ProgramCounter=000000000000000000000000000000111, Opcode=0000, ALUP=100, ALUControl=001, Rs=111, Rt=010, Rd=100, Func=011
# ALUResult=000000000000000000000000000000000, Rs_Data=000000000000000000000000000000010, Rt_Data=000000000000000000000000000000010, ExtendedNum=1111111111111111111111111111100011
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0

#
#
#
#
```

NOR OPERATION

```
#
# clock =1, Instruction=0000001000010100
# ProgramCounter=000000000000000000000000000000100, Opcode=0000, ALUP=100, ALUControl=101, Rs=001, Rt=000, Rd=010, Func=100
# ALUResult=111111111111111111111111111111110, Rs_Data=000000000000000000000000000000001, Rt_Data=000000000000000000000000000000000, ExtendedNum=00000000000000000000000000000010100
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
# clock =0, Instruction=0000010001011100
# ProgramCounter=0000000000000000000000000000001001, Opcode=0000, ALUP=100, ALUControl=101, Rs=010, Rt=001, Rd=011, Func=100
# ALUResult=000000000000000000000000000000000, Rs_Data=111111111111111111111111111111110, Rt_Data=000000000000000000000000000000001, ExtendedNum=00000000000000000000000000000011100
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
#
```

OR OPERATION

```
#
# clock =1, Instruction=0000101110011101
# ProgramCounter=0000000000000000000000000000001010, Opcode=0000, ALUP=100, ALUControl=111, Rs=101, Rt=110, Rd=011, Func=101
# ALUResult=0000000000000000000000000000000110, Rs_Data=000000000000000000000000000000100, Rt_Data=000000000000000000000000000000110, ExtendedNum=00000000000000000000000000000011101
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
# clock =0, Instruction=0000111010100101
# ProgramCounter=0000000000000000000000000000001011, Opcode=0000, ALUP=100, ALUControl=111, Rs=111, Rt=010, Rd=100, Func=101
# ALUResult=111111111111111111111111111111110, Rs_Data=000000000000000000000000000000010, Rt_Data=111111111111111111111111111111110, ExtendedNum=1111111111111111111111111111100101
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
#
```

ADDI OPERATION

```
# clock =1, Instruction=0001100101000100
# ProgramCounter=0000000000000000000000000000001100, Opcode=0001, ALUP=000, ALUControl=000, Rs=100, Rt=101, Rd=000, Func=100
# ALUResult=0000000000000000000000000000000010, Rs_Data=111111111111111111111111111111110, Rt_Data=000000000000000000000000000000010, ExtendedNum=0000000000000000000000000000000100
# RegWrite=1, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=1, BranchNot=0

#
#
#
# clock =0, Instruction=0001011110010010
# ProgramCounter=0000000000000000000000000000001101, Opcode=0001, ALUP=000, ALUControl=000, Rs=011, Rt=110, Rd=010, Func=010
# ALUResult=000000000000000000000000000000001100, Rs_Data=0000000000000000000000000000000110, Rt_Data=0000000000000000000000000000000110, ExtendedNum=00000000000000000000000000000001010
# RegWrite=1, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=1, BranchNot=0

#
#
#
#
```

ANDI OPERATION

```
# clock =1, Instruction=0010010011000101
# ProgramCounter=000000000000000000000000000000001110, Opcode=0010, ALUPop=001, ALUControl=110, Rs=010, Rt=011, Rd=000, Func=101
# ALUResult=00000000000000000000000000000000000100, Rs_Data=1111111111111111111111111111111110, Rt_Data=0000000000000000000000000000000100, ExtendedNum=0000000000000000000000000000000101
# RegWrite=1, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=1, BranchNot=0
#
#
#
# clock =0, Instruction=00100011000000110
# ProgramCounter=000000000000000000000000000000001111, Opcode=0010, ALUPop=001, ALUControl=110, Rs=001, Rt=100, Rd=000, Func=110
# ALUResult=00000000000000000000000000000000000000, Rs_Data=000000000000000000000000000000000001, Rt_Data=1111111111111111111111111111111110, ExtendedNum=0000000000000000000000000000000110
# RegWrite=1, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=1, BranchNot=0
#
#
```

ORI OPERATION

```
# clock =1, Instruction=0000101110011101
# ProgramCounter=000000000000000000000000000000001010, Opcode=0000, ALUOp=100, ALUControl=111, Rs=101, Rt=110, Rd=011, Func=101
# ALUResult=00000000000000000000000000000000110, Rs_Data=00000000000000000000000000000000100, Rt_Data=000000000000000000000000000000110, ExtendedNum=0000000000000000000000000000001101
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
# clock =0, Instruction=0000111010100101
# ProgramCounter=000000000000000000000000000000001011, Opcode=0000, ALUOp=100, ALUControl=111, Rs=111, Rt=010, Rd=100, Func=101
# ALUResult=111111111111111111111111111111110, Rs_Data=0000000000000000000000000000000010, Rt_Data=111111111111111111111111111111110, ExtendedNum=11111111111111111111111111111100101
# RegWrite=1, RegDest=1, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
```

NORI OPERATION

```
# clock =1, Instruction=0100000111001010
# ProgramCounter=000000000000000000000000000000000010010, Opcode=0100, ALUP=011, ALUControl=101, Rs=000, Rt=111, Rd=001, Func=010
# ALUResult=1111111111111111111111111111110101, Rs_Data=0000000000000000000000000000000000, Rt_Data=11111111111111111111111111110101, ExtendedNum=000000000000000000000000000000000010101
# RegWrite=1, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=1, BranchNot=0
#
#
#
#
# clock =0, Instruction=0100011100010000
# ProgramCounter=000000000000000000000000000000000010011, Opcode=0100, ALUP=011, ALUControl=101, Rs=011, Rt=100, Rd=010, Func=000
# ALUResult=1111111111111111111111111101011, Rs_Data=0000000000000000000000000000000000, Rt_Data=0000000000000000000000000000000000, ExtendedNum=000000000000000000000000000000000010000
# RegWrite=1, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=1, BranchNot=0
#
#
```

BEQ OPERATION

```
# clock =1, Instruction=0101011100011001
# ProgramCounter=000000000000000000000000010100, Opcode=0101, ALUP=010, ALUControl=010, Rs=011, Rt=100, Rd=011, Func=001
# ALUResult=0000000000000000000000000000011001, Rs_Data=00000000000000000000000000000100, Rt_Data=11111111111111111111111101011, ExtendedNum=00000000000000000000000000011001
# RegWrite=0, RegDest=0, MemtoReg=0, Branch=1, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
#
#
# clock =0, Instruction=0101011100011001
# ProgramCounter=000000000000000000000000010101, Opcode=0101, ALUP=010, ALUControl=010, Rs=101, Rt=110, Rd=001, Func=101
# ALUResult=1111111111111111111111111111011, Rs_Data=00000000000000000000000000000010, Rt_Data=00000000000000000000000000000111, ExtendedNum=000000000000000000000000000001101
# RegWrite=0, RegDest=0, MemtoReg=0, Branch=1, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=0
#
#
```

BNE OPERATION

```
# clock =0, Instruction=0110001011101000
# ProgramCounter=000000000000000000000000010110, Opcode=0110, ALUPop=010, ALUControl=010, Rs=001, Rt=011, Rd=101, Func=000
# AluResult=11111111111111111111111111111111, Rs_Data=00000000000000000000000000000011, Rt_Data=00000000000000000000000000000100, ExtendedNum=11111111111111111111111111111101000
# RegWrite=0, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=1
#
#
#
#
# clock =1, Instruction=0110001011101000
# ProgramCounter=000000000000000000000000010110, Opcode=0110, ALUPop=010, ALUControl=010, Rs=001, Rt=011, Rd=101, Func=000
# AluResult=11111111111111111111111111111111, Rs_Data=00000000000000000000000000000011, Rt_Data=00000000000000000000000000000100, ExtendedNum=11111111111111111111111111111101000
# RegWrite=0, RegDest=0, MemtoReg=0, Branch=0, MemRead=0, MemWrite=0, ALUSrc=0, BranchNot=1
#
```