HOMFWORK 4

Yunus Emre Gevik - 1801042635

TEST BENCHES SEPERATLY

ALU CONTROL TEST BENCH

```
VSIM 6> step -current

# Time= 0, ALUOp:100, Func:000, Output:110

# Time=20, ALUOp:100, Func:010, Output:000

# Time=40, ALUOp:100, Func:011, Output:001

# Time=60, ALUOp:100, Func:100, Output:101

# Time=80, ALUOp:100, Func:101, Output:101

# Time=100, ALUOp:100, Func:101, Output:111

# Time=120, ALUOp:000, Func:xxx, Output:000

# Time=140, ALUOp:001, Func:xxx, Output:110

# Time=160, ALUOp:011, Func:xxx, Output:111

# Time=180, ALUOp:011, Func:xxx, Output:010

# Time=200, ALUOp:010, Func:xxx, Output:000

# Time=240, ALUOp:010, Func:xxx, Output:000

# Time=260, ALUOp:000, Func:xxx, Output:000
```

COMPERATOR TEST BENCH

```
# Top level modules:
# comparator_testbench
ModelSim> vsim work.comparator_testbench
# vsim work.comparator_testbench
# Loading work.comparator_testbench
# Loading work.comparator
add wave -position insertpoint \
sim:/comparator_testbench/_input \
sim:/comparator_testbench/Equal \
sim:/comparator_testbench/NotEqual \
vsim:/comparator_testbench/NotEqual \
vsim:/comparator_testbench/outEqual \
vsim:/comparator_testbench/NotEqual \
vsim:/comparator_testbench/NotEqual \
vsim:/comparator_testbench/NotEqual \
vsim:/comparator_testbench/NotEqual \
vsim:/comparator_testbench/Squal \
vsim:/comparator_testbench/NotEqual \
vsim:/comparator_tes
```

INSTRUCTION MEMORY TEST BENCH

```
# -- Compiling module instruction_memory_testbench

# Top level modules:

# instruction_memory_testbench

ModelSim> vsim work.instruction_memory_testbench

# vsim work.instruction_memory_testbench

# Loading work.instruction_memory_testbench

# Sim:/instruction_memory_testbench/_pc \

sim:/instruction_memory_testbench/_instruction

VSIM 6> step -current

# Time= 0, _pc:00000000000000000000000000000, _instruction:0000010001000

# Time=20, _pc:00000000000000000000000000000, _instruction:00000100010000

VSIM 7>
```

EXTENDER TEST BENCH

BEFORE REGISTER TEST BENCH

REGISTER TEST BENCH

AFTER REGISTER TESTBENCH

BEFORE THE DATA MEMORY TEST BENCH

```
mem_memory.mem - Not Defteri
Dosya Düzen Biçim Görünüm Yardım
// memory data file (do not edit the following line - required for mem load use)
// instance=/DataMemory testbench/atb/DataMem
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
00000000000000000000000000000000000011
000000000000000000000000000000000001
000000000000000000000000000011010
0000000000000000000000000001010101
0000000000000000000000000000011100
0000000000000000000000000000000111
```

DATA MEMORY TEST BENCH

```
# DataMemory_testbench

# ModeSmy vsim work. DataMemory_testbench

# vsim work. DataMemory_testbench

# toading work. DataMemory_testbench

# Loading work. DataMemory

#
```

AFTER THE DATA MEMORY TEST BENCH

```
mem_memory.mem - Not Defteri
Dosya Düzen Biçim Görünüm Yardım
// memory data file (do not edit the following line - required for mem load use)
// instance=/DataMemory testbench/atb/DataMem
// format=bin addressradix=h dataradix=b version=1.0 wordsperline=1 noaddress
0000000000000000000000000000001100
00000000000000000000000000000000000011
000000000000000000000000000011010
00000000000000000000000000001010101
0000000000000000000000000000101010
```

PROGRAM COUNTER TESTBENCH

```
# vsim work.program_counter_testbench
# Loading work.program_counter
# Loading work.program_c
```

SHIFTLEFT2 TEST BENCH

MUX 3x1 BIT TEST BENCH

```
# muxlbit
ModelSim> vsim work.mux3bit_testbench
# vsim work.mux3bit_testbench
# Loading work.mux3bit_testbench
# Loading work.mux3bit
# Loading work.mux1bit
add wave -position insertpoint \
sim:/mux3bit_testbench/_input1 \
sim:/mux3bit_testbench/_input2 \
sim:/mux3bit_testbench/_output \
sim:/mux3bit_testbench/_output \
sim:/mux3bit_testbench/selectBit
VSIM 7> step -current
# time = 0, _input1 =111, _input2=001, _output=001, selectBit=1
# time = 20, _input1 =011, _input2=101, _output=011, selectBit=0
VSIM 8>
```

CONTROL UNIT TEST BENCH

```
| Sim:/Control_Unit_testbench/ALUSrc \
| sim:/Control_Unit_testbench/ALUSpc \
| sim:/Control_Unit_testbench/ALUOp \
| sim:/Control_Unit_testbench/BranchNot |
| Sim:/Control_Unit_testbench/BranchNot
```

MY INSTRUCTIONS

	pd = Rs Rt	Rs R+ Rd
A	\$2 51,50	001 000 010
	53, 82,31	010 001 011
PDD	\$5, \$4,53	100 011 101
	\$7, \$6,\$5	110 101 111
SUB	\$5, 94,33	100 011 101
	32, \$6, \$3	110 101 111
X05	3, 35, 36	101 110 011
¥0	34, 37, \$2	11/010/100
NOS	\$2,\$1,\$0	001 000 010
- 443	33, 32, 34	110 100 100
7	\$3, \$5,36	101 110 011
02	34, 37, 52	111.010 100
1		
1		

sprodel RS IRE I IM 000 000 - Type 22/20 22/20 ADDI Rt = Rs + IM → 100 101 000100 95, 34, 4 010010 011 110 \$6, \$3,18 PND1 000101 \$3, 12, 5 010 014 100 100 000110 \$4, 31, 6 0121 000 111 96,57,7 110 121 000 011 51,34,3 100 001 \$01010 01,00,42 → 000 /M 54,53, 16 > 011 100 (\$10000 \$4, \$3, Rosto > 011 100 011001 \$6, 95 , Portotol > 101 110 001101 \$3,51, Flma > 001 011 101 000 BUE 95,59, portola 3 121 101 111 001 001100 \$ 4, \$5,12 100 > 101 91, 96, 15 100 001111 > 110 \$5,32(\$3) > Oll. C00001 LW 101 16 (\$4) > 100 010000 010 00/100 100 010100 001

ALU CONTROL BITS

PREODE PLUOP Function ALLU Action ALLU Control AND 100 000 and 110 ADDO 100 001 add 000 SUB 100 010 subtract 010 XOR 100 101 arr 101 ADD 100 101 arr 101 ADD 100 xxx add 000 AND 101 xxx and 110 BLE 010 xxx subtract 010 SUB 000 xxx add 000 SUB 000 xxx add 000	Instruction	TETTI	FZFIFO	Desired	
### 100 100 001 a a d d 000 SUB 100 010 Subtract 0 10 **XOR 100 011 ******************************	Opcode	ALVOP	Function.		ALU CONT
SUB 100 010 Subtract 010 XOR 100 011 XOF 001 NOR 100 100 NOT 101 AND 000 XXX 000 AND 000 XXX 000 OR 1 111 XXX 00 111 BEG 010 XXX 001 BLE 010 XXX Subtract 010 BLE 010 XXX Subtract 010 BLE 010 XXX Subtract 010 BLE 010 XXX 000 LU 000 XXX 000	AND	100	000	600	110
XOR 100 011 xor 001 NOR 100 100 nor 101 OR 100 101 or 111 ANDI 000 xxx ond 111 ORI 111 xxx or 111 NORI 010 xxx 000 101 BEQ 010 xxx Subtract 010 BUE 010 xxx Subtract 010 SLTI 101 xxx Set on less than 100 LU 000 xxx add 000	900	100	001	000	000
NOR 100 100 NOT 101 OR 100 101 OT 111 ADD 000 XXX 000 AND 001 XXX 000 OR 111 XXX OT 111 NOR 011 XXX OT 101 BEQ 010 XXX Subtract 010 BLE 010 XXX Subtract 010 SLT 101 XXX Set on less than 100 LU 000 XXX 000	SUB	100	010	subtract	010
02 100 101 0F 111 PODI 000 XXX 023 000 BUDI 001 XXX 000 110 ORI 111 XXX 0F 111 NORI 011 XXX 0F 111 BEG 010 XXX Subtract 010 BUE 010 XXX Subtract 010 BUE 010 XXX Set on less than 100 LU 000 XXX 023 000	XOZ	100	011	XOT	001
ADDI 000 XXX 000 ANDI 001 XXX 000 ORI 111 XXX 00 111 BEQ 010 XXX 101 BLE 010 XXX Subtract 010 SLT 101 XXX Set on less than 100 LW 000 XXX 000	THE REAL PROPERTY AND PERSONS ASSESSMENT OF THE PERSON NAMED IN COLUMN TWO PERSONS ASSESSMENT OF THE PERSON NAMED IN COLUMN TWO PERSONS ASSESSMENT OF THE PERSON NAMED IN COLUMN TWO PERSONS ASSESSMENT OF THE PERSON NAMED IN COLUMN TWO PERSON NAMED IN COLUMN TRANSPORT NAMED IN COLUMN TWO PERSON NAMED IN COLUMN TWO PERS	100	100	Nor	101
AUPI 001 XXX 000 1119 ORI 111 XXX 00 1119 NORI 011 XXX 00 101 BEQ 010 XXX Subtract 010 BUE 010 XXX Subtract 010 SLT 101 XXX Set on less than 100 LU 000 XXX 000	02	100	101	0-	111
ORI 111 XXX OF 1119 NORI 011 XXX OF 101 BEQ 010 XXX Subtract 010 BLE 010 XXX Subtract 010 SLT 101 XXX Set on less than 100 LU 000 XXX add 000	ADDI	000	XXX	000	000
NORI 011 xxx 101 BEQ 010 xxx Subtract 010 BLE 010 xxx Subtract 010 SLT 101 xxx Set on less than 100 LU 000 xxx add 000	ANPI	001	XXX	ond	110
BEQ 010 xxx Subtract 010 BLE 010 xxx Subtract 010 SLT 101 xxx Set on less than 100 LU 000 xxx add 000	ORI	111	XXX	lor 1	111
BUE 010 xxx Subtract 010 SLT 101 xxx Set on less than 100 LW 000 xxx add 000	NORI	011	XXX	100	101
5LT 101 XXX Set on less than 100 LW 000 XXX 000	BEQ	010	XXX	Subtract	010
LW 000 XXX 000	BLE	010	xxx	Subtract	010
	SLTI	101	XXX	Set on less than	100
5W 000 XXX 000 W2	LW	000	XXX	099	000
	sw 1	000	XXX	640	000
	500	000		6 40	

THE TRUTH TABLE FOR THE 3 ALU CONTROL BITS

$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	(A ₂) ALUOP2	(ALUOPA	(As) ALUOPO	F ₂	FI	Fo	OP.	OP4	OPo
$OP_{1} = P_{2} P_{1} F_{2} F_{1} + P_{2} P_{1} F_{1} F_{0} + P_{0}$ $OP_{1} = P_{2} P_{1} P_{0} F_{2} F_{0} + P_{3} P_{1} P_{0} F_{2} F_{1} F_{0} + P_{2} P_{1} P_{0} + P_{2}$ $+ P_{2} P_{1} P_{0}$		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	000000000000000000000000000000000000000		000	1 0 1 0 1 X X	000000000000000000000000000000000000000	PORTO OF OF OF OF	000000000000000000000000000000000000000
OP1 = A2 A1 A0 F2 F0 + A2 A1 A0 F2 F1 F0 + A2 A1 A0 + A2 + A2 A1 A0 F2 F0	OPe :	- P2	B1 F2	F1 +	A2	Ai F		+	
	OP1 =	A2 A1 A	b F2 Fo	+ A	All	Po F2	FiFo		
OPO = A2 A1 A0 F2 F1 F0 + A2 P1 A5 F2 F1 + A1 PO	OPo=	Az AI A	o F ₂ F ₁	Fo +	A21	Pi As	F ₂ F	,	ALPO

RTL -> CONTROL

- In	340	Regw	Reg DS	4 Mortores	Brond	42	Mu	ALUSTE	3-6H AZUOP
AN	D	1	1	0	0	0	0		100
AD	2	1	1	0	0	10	0	0	100
501		1	11		0	0	0	0	100
XOF		1	11	0	0	0	0	0	100
NO	2	1	11	0	0	0	0	0	100
OR		1	1		0	0	0	0	100
API	110	1	0		0	0	0	111	000
ANI	1	1	10		0	0	0	1	001
OR		1	0	0	0	10	0	111	111
NO	21	1	0	101	0	10	0	1	011
BEC	P	0	X	X	1	10	0	10	010
13NE		0	X	X	1	0	0	101	010
SLTI		1	10	0	0	0	0	1	101
LW		1	0	1	0	1	0	11	000
SW		0	X	X	0	0	1	11	000
				1					

TRUTH TABLE FOR THE CONTROL UNIT

Opcode:	ODDI	CYOO	0011	0250	0101	ONIO	OIM	1000	1001	0000
Peg W	1	1	1	1		0	1	1	0	1
Rea PS+	0	0	0	0	1 X	X	0	10	X	1
Mem torea	0	0	0	0	X	X	0	11	X	0
Branch	0	0	10	0	11	0	0	10	0	0
MR	e	0	0	0	10	0	0	11	0	0
MW	0	0	0	0	0	0	0	0	11	0
ALUSTO	1	1	1	1	0	0	14	11	11	0
ALUOP2	0	0	1	Ó	0	0	11	10	0	11
ALUDPI	0	0	1	1	1	1	0	0	0	0
ALUGO	0	1	1	1	0	0	1	0	0	0
Bronch NOT	0	0	0	0	0	1	10	10	10	0
Reg W = Reg Ost = Men to reg Branch =	R Typ	es ,	1,	MR = NW =	2w 3w	ALVO ALVO	p2 = 04 p1 = 0R1	21 + SL.	+ BEQ -	BNE
ALUOPO=										

MINI MIPS

AND OPERATION

ADD OPERATION

SUB OPERATION

XOR OPERATION

NOR OPERATION

OR OPERATION

ADDI OPERATION

ANDI OPERATION

ORI OPERATION

NORI OPERATION

BEQ OPERATION

BNE OPERATION