

Digital Integrated Circuits *A Design Perspective*


Jan M. Rabaey
Anantha Chandrakasan
Borivoje Nikolic

Arithmetic Circuits

© Digital Integrated Circuits^{2nd}

1
Arithmetic Circuits

A Generic Digital Processor



© Digital Integrated Circuits^{2nd}

2
Arithmetic Circuits

Building Blocks for Digital Architectures

Arithmetic unit

- Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)

Memory

- RAM, ROM, Buffers, Shift registers


Control

- Finite state machine (PLA, random logic.)
- Counters

Interconnect


- Switches
- Arbiters
- Bus

An Intel Microprocessor




Itanium has 6 integer execution units like this

Bit-Sliced Design




Tile identical processing elements

Bit-Sliced Datapath



Itanium Integer Datapath



Fetzer, Orton, ISSCC'02
© Digital Integrated Circuits^{2nd}

7
Arithmetic Circuits




Adders

© Digital Integrated Circuits^{2nd}


8
Arithmetic Circuits

Full-Adder



A	B	C_i	S	C_o	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

The Binary Adder



$$\begin{aligned}
 S &= A \oplus B \oplus C_i \\
 &= \bar{A}\bar{B}C_i + \bar{A}B\bar{C}_i + A\bar{B}\bar{C}_i + ABC_i \\
 C_o &= AB + BC_i + AC_i
 \end{aligned}$$

Express Sum and Carry as a function of P , G , D

Define 3 new variable which ONLY depend on A , B

Generate (G) = AB

Propagate (P) = $A \oplus B$

Delete = $\overline{A} \overline{B}$

$$C_o(G, P) = G + PC_i$$


$$S(G, P) = P \oplus C_i$$

Can also derive expressions for S and C_o based on D and P

Note that we will be sometimes using an alternate definition for

Propagate (P) = $A + B$

The Ripple-Carry Adder




Worst case delay linear with the number of bits

$$t_d = O(N)$$

$$t_{adder} = (N-1)t_{carry} + t_{sum}$$

Goal: Make the fastest possible carry path circuit


Complimentary Static CMOS Full Adder



© Digital Integrated Circuits^{2nd}

13
Arithmetic Circuits

Inversion Property




$$\bar{S}(A, B, C_i) = S(\bar{A}, \bar{B}, \bar{C}_i)$$

$$\bar{C}_o(A, B, C_i) = C_o(\bar{A}, \bar{B}, \bar{C}_i)$$

© Digital Integrated Circuits^{2nd}


14
Arithmetic Circuits

Minimize Critical Path by Reducing Inverting Stages



Exploit Inversion Property


A Better Structure: The Mirror Adder



24 transistors

Mirror Adder

Stick Diagram



© Digital Integrated Circuits^{2nd}

17
Arithmetic Circuits


The Mirror Adder

- The NMOS and PMOS chains are **completely symmetrical**. A maximum of two series transistors can be observed in the carry-generation circuitry.
- When laying out the cell, the most critical issue is the minimization of the capacitance at node C_o . The reduction of the diffusion capacitances is particularly important.
- The capacitance at node C_o is composed of four diffusion capacitances, two internal gate capacitances, and six gate capacitances in the connecting adder cell.
- The transistors connected to C_i are placed closest to the output.
- Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be minimal size.

© Digital Integrated Circuits^{2nd}

18
Arithmetic Circuits


Transmission Gate Full Adder



© Digital Integrated Circuits^{2nd}

19
Arithmetic Circuits


Manchester Carry Chain



© Digital Integrated Circuits^{2nd}

20
Arithmetic Circuits

Manchester Carry Chain




© Digital Integrated Circuits^{2nd}

21
Arithmetic Circuits

Manchester Carry Chain


Stick Diagram



© Digital Integrated Circuits^{2nd}


22
Arithmetic Circuits

Carry-Bypass Adder




Idea: If (P_0 and P_1 and P_2 and $P_3 = 1$) then $C_{03} = C_0$, else “kill” or “generate”.

Carry-Bypass Adder (cont.)



$$t_{adder} = t_{setup} + M_{t_{carry}} + (N/M-1)t_{bypass} + (M-1)t_{carry} + t_{sum}$$


Carry Ripple versus Carry Bypass



© Digital Integrated Circuits^{2nd}

25
Arithmetic Circuits


Carry-Select Adder



© Digital Integrated Circuits^{2nd}

26
Arithmetic Circuits


Carry Select Adder: Critical Path



© Digital Integrated Circuits^{2nd}

27
Arithmetic Circuits

Linear Carry Select




$$t_{add} = t_{setup} + \left(\frac{N}{M}\right)t_{carry} + Mt_{mux} + t_{sum}$$

© Digital Integrated Circuits^{2nd}

28
Arithmetic Circuits

Square Root Carry Select




$$t_{add} = t_{setup} + P \cdot t_{carry} + (\sqrt{2N})t_{mux} + t_{sum}$$

© Digital Integrated Circuits^{2nd}

29
Arithmetic Circuits


Adder Delays - Comparison



© Digital Integrated Circuits^{2nd}

30
Arithmetic Circuits

LookAhead - Basic Idea



$$C_{o,k} = f(A_k, B_k, C_{o,k-1}) = G_k + P_k C_{o,k-1}$$


Look-Ahead: Topology

Expanding Lookahead equations:


$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}C_{o,k-2})$$

All the way:


$$C_{o,k} = G_k + P_k(G_{k-1} + P_{k-1}(\dots + P_1(G_0 + P_0C_{i,0})))$$



Logarithmic Look-Ahead Adder



$$t_p \sim N$$



$$t_p \sim \log_2(N)$$

Carry Lookahead Trees

$$C_{o,0} = G_0 + P_0 C_{i,0}$$


$$C_{o,1} = G_1 + P_1 G_0 + P_1 P_0 C_{i,0}$$

$$C_{o,2} = G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{i,0}$$

$$= (G_2 + P_2 G_1) + (P_2 P_1)(G_0 + P_0 C_{i,0}) = G_{2:1} + P_{2:1} C_{o,0}$$

Can continue building the tree hierarchically.

Tree Adders




16-bit radix-2 Kogge-Stone tree

© Digital Integrated Circuits^{2nd}

35
Arithmetic Circuits

Tree Adders




16-bit radix-4 Kogge-Stone Tree

© Digital Integrated Circuits^{2nd}

36
Arithmetic Circuits

Sparse Trees




16-bit radix-2 sparse tree with sparseness of 2

© Digital Integrated Circuits^{2nd}

37
Arithmetic Circuits

Tree Adders




Brent-Kung Tree


© Digital Integrated Circuits^{2nd}

38
Arithmetic Circuits

Example: Domino Adder




Propagate




Generate

Example: Domino Adder





Propagate



Generate

Example: Domino Sum



Multipliers

The Binary Multiplication

$$\begin{aligned}
 Z = X \times Y &= \sum_{k=0}^{M+N-1} Z_k 2^k \\
 &= \left(\sum_{i=0}^{M-1} X_i 2^i \right) \left(\sum_{j=0}^{N-1} Y_j 2^j \right) \\
 &= \sum_{i=0}^{M-1} \left(\sum_{j=0}^{N-1} X_i Y_j 2^{i+j} \right)
 \end{aligned}$$


with

$$\begin{aligned}
 X &= \sum_{i=0}^{M-1} X_i 2^i \\
 Y &= \sum_{j=0}^{N-1} Y_j 2^j
 \end{aligned}$$

The Binary Multiplication

	1 0 1 0 1 0	Multiplicand
x	1 0 1 1	Multiplier
<hr/>		
	1 0 1 0 1 0	} Partial products
	1 0 1 0 1 0	
	0 0 0 0 0 0	
+	1 0 1 0 1 0	
<hr/>		
	1 1 1 0 0 1 1 1 0	Result


The Array Multiplier



© Digital Integrated Circuits^{2nd}

45
Arithmetic Circuits

The MxN Array Multiplier — Critical Path




$$t_{mult} \approx [(M-1) + (N-2)]t_{carry} + (N-1)t_{sum} + (N-1)t_{and}$$

© Digital Integrated Circuits^{2nd}

46
Arithmetic Circuits


Carry-Save Multiplier




Vector Merging Adder

$$t_{mult} = (N-1)t_{carry} + (N-1)t_{and} + t_{merge}$$


Multiplier Floorplan




Wallace-Tree Multiplier



Wallace-Tree Multiplier



Wallace-Tree Multiplier



© Digital Integrated Circuits^{2nd}

51
Arithmetic Circuits

Multipliers —Summary

- Optimization Goals Different Vs Binary Adder
- Once Again: Identify Critical Path
- Other possible techniques
 - Logarithmic versus Linear (Wallace Tree Mult)
 - Data encoding (Booth)
 - Pipelining

FIRST GLIMPSE AT SYSTEM LEVEL OPTIMIZATION

© Digital Integrated Circuits^{2nd}

52
Arithmetic Circuits




Shifters

© Digital Integrated Circuits^{2nd}

53
Arithmetic Circuits


The Binary Shifter



© Digital Integrated Circuits^{2nd}

54
Arithmetic Circuits

The Barrel Shifter




Area Dominated by Wiring

© Digital Integrated Circuits^{2nd}

55
Arithmetic Circuits

4x4 barrel shifter




$\text{Width}_{\text{barrel}} \sim 2 p_m M$

© Digital Integrated Circuits^{2nd}

56
Arithmetic Circuits


Logarithmic Shifter



© Digital Integrated Circuits^{2nd}

57
Arithmetic Circuits

0-7 bit Logarithmic Shifter



© Digital Integrated Circuits^{2nd}

58
Arithmetic Circuits