

Building Blocks for Digital Architectures

Arithmetic unit

- Bit-sliced datapath (adder, multiplier, shifter, comparator, etc.)

Memory

- RAM, ROM, Buffers, Shift registers

Control

- Finite state machine (PLA, random logic.)
- Counters


Interconnect

- Switches
- Arbiters
- Bus

© Digital Integrated Circuits^{2nd}


Arithmetic Circuits


An Intel Microprocessor





Itanium has 6 integer execution units like this

© Digital Integrated Circuits^{2nd}










Full-Adder




A	В	$C_{m{i}}$	S	C_{o}	Carry status
0	0	0	0	0	delete
0	0	1	1	0	delete
0	1	0	1	0	propagate
0	1	1	0	1	propagate
1	0	0	1	0	propagate
1	0	1	0	1	propagate
1	1	0	0	1	generate
1	1	1	1	1	generate

© Digital Integrated Circuits^{2nd}

Arithmetic Circuits

The Binary Adder



$$\mathbf{S} = \mathbf{A} \oplus \mathbf{B} \oplus \mathbf{C}_{\mathbf{i}}$$

$$= \mathbf{A} \overline{\mathbf{B}} \overline{\mathbf{C}}_{\mathbf{i}} + \overline{\mathbf{A}} \mathbf{B} \overline{\mathbf{C}}_{\mathbf{i}} + \overline{\mathbf{A}} \overline{\mathbf{B}} \mathbf{C}_{\mathbf{i}} + \mathbf{A} \mathbf{B} \mathbf{C}_{\mathbf{j}}$$

$$\mathbf{C}_{\mathbf{0}} = \mathbf{A} \mathbf{B} + \mathbf{B} \mathbf{C}_{\mathbf{i}} + \mathbf{A} \mathbf{C}_{\mathbf{i}}$$

© Digital Integrated Circuits^{2nd}

Express Sum and Carry as a function of P, G, D

Define 3 new variable which ONLY depend on A, B

Generate (G) = AB

Propagate (P) = $A \oplus B$

Delete = A B

$$C_o(G, P) = G + PC_i$$

$$S(G,P) = P \oplus C_i$$


Can also derive expressions for S and C_o based on D and PNote that we will be sometimes using an alternate definition for Propagate(P) = A + B

© Digital Integrated Circuits^{2nd}

11

Arithmetic Circuits

The Ripple-Carry Adder



Worst case delay linear with the number of bits


$$t_d = O(N)$$


$$t_{adder} = (N-1)t_{carry} + t_{sum}$$


Goal: Make the fastest possible carry path circuit


12


© Digital Integrated Circuits^{2nd}













The Mirror Adder


- •The NMOS and PMOS chains are completely symmetrical.


 A maximum of two series transistors can be observed in the carrygeneration circuitry.
- •When laying out the cell, the most critical issue is the minimization of the capacitance at node $C_{\rm o}$. The reduction of the diffusion capacitances is particularly important.
- •The capacitance at node $C_{\rm o}$ is composed of four diffusion capacitances, two internal gate capacitances, and six gate capacitances in the connecting adder cell .
- The transistors connected to C_i are placed closest to the output.
- Only the transistors in the carry stage have to be optimized for optimal speed. All transistors in the sum stage can be minimal size.


© Digital Integrated Circuits^{2nd}







































Logarithmic Look-Ahead Adder



© Digital Integrated Circuits^{2nd}


Arithmetic Circuits


Carry Lookahead Trees


$$\begin{split} C_{o,0} &= G_0 + P_0 C_{i,0} \\ C_{o,1} &= G_1 + P_1 G_0 + P_1 P_0 C_{i,0} \\ C_{o,2} &= G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_{i,0} \\ &= (G_2 + P_2 G_1) + (P_2 P_1)(G_0 + P_0 C_{i,0}) = G_{2:1} + P_{2:1} C_{o,0} \end{split}$$


Can continue building the tree hierarchically.


© Digital Integrated Circuits^{2nd}




















The Binary Multiplication

$$\begin{split} Z &= \vec{X} \times Y = \sum_{k=0}^{M+N-1} Z_k 2^k \\ &= \left(\sum_{i=0}^{M-1} X_i 2^i \right) \left(\sum_{j=0}^{N-1} Y_j 2^j \right) \\ &= \sum_{i=0}^{M-1} \left(\sum_{j=0}^{N-1} X_i Y_j 2^{i+j} \right) \\ &= with \end{split}$$


$$X = \sum_{i=0}^{M-1} X_i 2^i$$

$$Y = \sum_{j=0}^{N-1} Y_j 2^j$$

© Digital Integrated Circuits^{2nd}

Arithmetic Circuits


The Binary Multiplication





Partial products


Result


© Digital Integrated Circuits^{2nd}

















Multipliers —Summary

- Optimization Goals Different Vs Binary Adder
- Once Again: Identify Critical Path
- Other possible techniques
- Logarithmic versus Linear (Wallace Tree Mult)
- Data encoding (Booth)
- Pipelining

FIRST GLIMPSE AT SYSTEM LEVEL OPTIMIZATION

52

© Digital Integrated Circuits^{2nd}

