
## Assignment 16: Design 4-bit Johnson Counter using Structural Modeling style.

```
top.v × tb.v × Untitled 2* ×
                                                                                                                                                       Code:
  E:/XLINIX/viv projects/project 9/project 9.srcs/sources 1/new/top.v
  module dff (
input clk, rstn, d,
output reg q
4 5 0 0 6 0 0 9 10 0 11 0 12 0 13 14 0 15 16 17 18
                   always @(posedge clk or negedge rstn)
                   begin if (-rstn) // Note: Correcting the negation of rstn q \ll 1'b0; else
                              q <= d;
            module top (
input clk, rstn,
output reg [3:0] out
                   wire t0, t1, t2, t3;
                   dff d1 (.clk(clk), .rstn(rstn), .d(~t3), .q(t0));
dff d2 (.clk(clk), .rstn(rstn), .d(t0), .q(t1));
dff d3 (.clk(clk), .rstn(rstn), .d(t1), .q(t2));
dff d4 (.clk(clk), .rstn(rstn), .d(t2), .q(t3));
24 25 26 © O 27 © O 29 O 30 31 © O 32 © 33 34 © 35 36 37
                   always @(posedge clk or negedge rstn)
                  alwar-
begin
if (~rstn)
out <= 4'b0000;
                         else
out <- {t0, t1, t2, t3}; // Concatenate outputs of D flip-flops
             endmodule
```

## Structural Schematic



## Simulation

