

Assignment 15: Design 2-input OR gate with Switch Level Modeling Style.

1. Code

```
1 module nand2 (  
2     input a,b,  
3     output y  
4 );  
5  
6     supply1 vdd;  
7     supply0 gnd;  
8     wire t1;  
9     wire t2;  
10  
11     pmos p1 (t1, vdd, a);  
12     pmos p2 (t2, t1, b);  
13  
14     nmos n1 (t1, gnd, a);  
15     nmos n2 (t2, gnd, b);  
16  
17     pmos p3 (y, vdd, t2);  
18     nmos n3 (y, gnd, t2);  
19  
20 endmodule
```

2. waveform with or truth table for comparison

