Assignment 15: Design 2-input OR gate with Switch Level Modeling Style.

1. Code

```
1 ∮ module nand2 (
2
   input a,b,
3 !
   output y
4 !
   );
5
6
   supply1 vdd;
7
   supply0 gnd;
   wire t1;
   wire t2;
0
1 :
   pmos p1 (t1, vdd, a);
2 pmos p2 (t2, t1, b);
3
4 :
  nmos n1 (t1, gnd, a);
5 :
   nmos n2 (t2, gnd, b);
7 pmos p3 (y, vdd, t2);
   nmos n3 (y, gnd, t2);
0 \(\daggerapsis \) endmodule
```

2. waveform with or truth table for comparison

