Assignment 26: Design Non-Overlapping Sequence detector to detect Sequence 1001.

Code:

```
'timescale 1ns / 1ps
          module no_fsm(
input clk, rst, din,
output reg dout
          parameter idle = 0;
         parameter 1d1e = 0
parameter s0 = 1;
parameter s1 = 2;
parameter s2 = 3;
parameter s3 = 4;
reg [2:0] state;
begin
////reset logic ----Sequential process
                if(rst == 1'b1)
                     state <= idle;
                      dout <= 1'b0;
                   begin
             ///////output decoder
                      case (state)
                     idle: begin
dout <= 1'b0;
state <= s0;
7
8
9
9
                     end
s0: begin
9 A
0 P O
1 : O
2 :
3 A
                      dout <= 1'b0;
state <= (din) ? s1 : s0;</pre>
                      end
s1: begin
dout <= 1'b0;
state <= (~din) ? s2 : s1;
                     s2: begin
dout <= 1'b0;
state <= (~din) ? s3 : s0;
s3: begin
dout <= (din) ? 1'b1 : 1'b0;
state <= s0;
                       end
                      default: begin
  state <= idle;
  dout <= 1'b0;</pre>
                      end
9 P
0 P
1 P
2 P
3 P
                       endcase
                   end
            end
         endmodule
```

Behavioral Simulation

