


## Assignment\_18: Design 8:1 Mux using 2:1 Mux

code

```
top.v x tb.v x Untitled 6* x
E:/XILINX/viv_projects/project_11/srcs/sources_1/new/top.v

1 module mux21
2 {
3   input a,b,sel,
4   output y
5 };
6
7 assign y = (sel == 1'b0) ? a : b;
8
9
10 endmodule
11
12
13 module top(
14   input [7:0] a,
15   input [2:0] sel,
16   output out
17 );
18
19 wire [3:0] t0;
20 wire [1:0] t1;
21 // mux 8 to 4
22 mux21 m1 (.a(a[7]), .b(a[6]), .sel(sel[2]),.y(t0[0]));
23 mux21 m2 (.a(a[5]), .b(a[4]), .sel(sel[2]),.y(t0[1]));
24 mux21 m3 (.a(a[3]), .b(a[2]), .sel(sel[2]),.y(t0[2]));
25 mux21 m4 (.a(a[1]), .b(a[0]), .sel(sel[2]),.y(t0[3]));
26 // mux 4 to 2
27 mux21 m5 (.a(t0[3]), .b(t0[2]), .sel(sel[1]),.y(t1[0]));
28 mux21 m6 (.a(t0[1]), .b(t0[0]), .sel(sel[1]),.y(t1[1]));
29 // mux 2 to 1
30 mux21 m7 (.a(t1[1]), .b(t1[0]), .sel(sel[0]),.y(out));
31
32 endmodule
```

## Structural Schematic



## Simulation

