Assignment 29: Write a Verilog code and Testbench for the 1:4 Demux.

Code:

```
1
        timescale 1ns / 1ps
 2
 3 :
       module dmux14(
 4 ♀
 5
           input din ,[1:0] sel,
           output out0, out1, out2, out3
 7 :
 9 O
         assign out0 = din & ~sel[0] & ~sel[1];
assign out1 = din & sel[0] & ~sel[1];
10 0
11 0
          assign out2 = din & ~sel[0] & sel[1];
12 0
          assign out3 = din & sel[0] & sel[1];
13
14 A
       endmodule
```

Test bench:

Behavioral Simulation:

