# **Chapter 6: Design Analysis Run on Vitis HLS**


#### Reference:

Vivado Design Suite Tutorial: High-Level Synthesis (UG871) - Xilinx Vitis High-Level Synthesis User Guide (UG1399) - Xilinx

## 1. Source Code of the DCT Design

Design file:	
dct.cpp	DCT function file
dct.h	Header file
Design testbench:	
dct_test.cpp	Design testbench
Data file:	
dct_coeff_table.txt	Coefficient data
in.dat	Input data
out.golden.dat	Output golden data

The code hierarchy is shown as below:



The top-level function dct has three sub-functions: read\_data, dct\_2d and write\_data. Function dct\_2d has a single sub-function dct\_1d. Note that in Vitis HLS, all subfunction is inlined during C synthesis, so the hierarchy is flattened.

The read\_data and write\_data functions read and write DCT data from the buffer. The dct\_2d performs row-wise and col-wise dct\_1d. Data transposition is performed after dct\_1d.

#### 2. Synthesis Log Analysis

The C synthesis of Vitis HLS can be separated into the following steps:

- a · Source Code Analysis and Preprocessing
  - Analyze the design file dct.cpp.
- b . Compiling Optimization and Transform

Inline functions so the program can be combined into a single function call, e.g., dct(short\*, short\*).


- c . Checking Pragmas, Standard Transforms, and Checking Synthesizability
- d . Loop, function, and other optimizations\*

The loops are pipelined automatically in the function, with loop unrolling performed for better pipelining. In addition, the array dct\_coeff\_table is partitioned in dimension 2 automatically.

- e · Generating RTL models for each module
  - i. Scheduling: Pipelining loop and show the resulted II.\*
  - ii. Micro-architecture Generation: Exploring resource sharing.
  - iii. Binding: Implements the operations using DSP module resources
- f \ Creating RTL model for each module
- g \ Generating all RTL models
- In Vitis HLS 2022.1, nested loops are flattened to improve latency. Hence, all nested loops involving two-dimensional arrays in DCT are automatically flattened to a single loop.
- The Vitis HLS tool also automatically pipelined loops that have fewer than a specified number of iterations. When pipelining, the tool tries to achieve an II of 1. The II is the number of clock cycles before the next iteration of the loop is processed. When pipelining the loop with II =1, you want the next

## 3. Synthesis Report Analysis

The synthesis summary report is generated after C synthesis:




#### **Timing Estimate:**

The target clock period is the user-defined clock specification. The timing delay is estimated and displayed in the second column.

The estimated clock period = the clock period - the uncertainty results


#### Performance & Resource Estimates:

Using the first module (dct\_Pipeline\_RD\_Loop\_Row\_RD\_Loop\_Col) as an example, we can see why the latency is 528:



- a \ The loop RD\_Loop\_Row\_ RD\_Loop\_Col has a latency of 2 cycles for each iteration of the loop (iteration latency).
- b  $\cdot$  A trip count of 64, representing the number of iterations, is obtained by flattening the two nested loops (8 x 8 = 64).

- c > The initiation interval (II), the number of clock cycles before the function can accept new input data, is 1. We can therefore know that the design is fully pipelined.
- d The latency of RD\_Loop\_Row\_ RD\_Loop\_Col can be calculated by leveraging the iteration latency, trip count, and interval. An interval of 64 (2 1 + 1 x (64 1)) is obtained. The illustration of the timing diagram for a pipelined design is shown below:




- e \ It takes 1 clock to enter loop RD\_Loop\_Row\_ RD\_Loop\_Col and 1 clock cycle to return. The iteration latency for RD\_Loop\_Row\_ RD\_Loop\_Col is therefore (1 + 64 + 1) 66 clock cycles.
- f  $\cdot$  The total loop latency is 8 x 66 = 528 ns.


The total latency is the summation of all the loop blocks plus a clock cycle to enter each block.

#### 4. Schedule Viewer


It provides a detailed view of the synthesized RTL, showing each operation and control step of the function and the clock cycle. It helps identify any loop dependencies that are preventing parallelism, timing violations, and data dependencies.



In the schedule viewer of each submodule, the top horizontal axis shows the clock cycles, and the vertical dashed line indicates the clock uncertainty region.




Take the dct\_Pipeline\_Row\_DCT\_Loop\_DCT\_Outer\_Loop module for example, we can see that the main computation (multiplication of the data and the coefficients) takes roughly three cycles. The data dependency shows that the coefficient needs to be loaded and selected.



#### 5. Function Call Graph Viewer

Displays the complete design after C synthesis or C/RTL co-simulation to show the throughput of the design in terms of latency and II.

In this design, we can see that all five submodules have a II of 1, which means that the design is fully pipelined. The main computing modules (dct\_Pipeline\_Row\_DCT\_Loop\_DCT\_Outer\_Loop and dct\_Pipeline\_Col\_DCT\_Loop\_DCT\_Outer\_Loop) has 8 DSPs, while others have zero. This makes sense because only these two modules involve real computation.




We can also use the heat map feature (on the top of the graph) to highlight several metrics of interest, including II, latency, and stalling time percentage.

### 6. Comparison with Non-Pipelined Design

In this part, the automatic pipeline mechanism is turned off by adding this pragma:

#pragma HLS pipeline off

After running C synthesis, we can see that the design is no longer pipelined. In addition, the loop is not unrolled and flattened.



We analyze the latency of RD\_Loop\_Row for example:

- a \ Sub-loop RD\_Loop\_Col has a latency of 2 cycles for each loop iteration and a trip count of 8: 2 x 8 = 16 clock cycles total latency for the loop.
- b From RD\_Loop\_Row, it takes 1 clock to enter loop RD\_Loop\_Col and 1 clock cycle to return to RD\_Loop\_Row. The iteration latency for RD\_Loop\_Row is therefore (1 + 16 + 1) 18 clock cycles.

c > RD\_Loop\_Row has a trip count of 8, so the total loop latency is 8 x 18 = 144 clock cycles.

The total latency is the summation of all the loop blocks plus a clock cycle to enter each block. A derived latency of 5990 cycles is **14.43x longer** than the pipelined design (415 cycles).


However, the hardware resources are smaller for the non-pipelined solution. Note that the pipelining method increases the parallelism of hardware. The larger parallelism increases memory number/bandwidth (BRAM), DSP modules, and LUT.

Non-Pipelined	Pipelined
BRAM DSP FF LUT URAM	BRAM DSP FF LUT URAM
5 2 289 896 0	17 16 671 1992 0


### 7. Memory Partition

Continued from the previous part. We further analyze memory partition using the schedule viewer. We already know that BRAM increases from 5 to 17 when performing data pipelining. Comparing the DCT\_Inner\_Loop part in the schedule viewer:

### Non-Pipelined:




## Pipelined:



By comparing the two solutions, we can see that **memory partition** helps increase memory bandwidth, so more data can be accessed in each cycle. This facilitates hardware pipelining.

## 8. C/RTL Co-Simulation

C/RTL co-simulation uses a C test bench, running the main() function, to automatically verify the RTL design running in behavioral simulation. The C/RTL verification process consists of three phases:



By opening the waveform viewer, we can analyze the operations and the dataflow in a cycle-accurate manner:

