


? ×

?



Project Summary × Device × Utilization - Place Design - impl_1 ×

? □ □



Clock Region: X0Y1
X left: 0
Y top: 261
X right: 190
Y bottom: 311

Tile Properties

Netlist

Sources

Tcl Console

Messages

Log

Reports

Design Runs

DRC

Methodology

Power

Linters

Timing

Implemented Design - xc7vx485tffg1157-1

Project Summary x Device x Utilization - Place Design - impl_1 x



Tcl Console

Messages

Log

Reports

Design Runs

DRC

Methodology

Power

Lint

Timing