

Question	Answer	Marks
3(a)	<p>1 mark for each completed statement</p> <p>The Program Counter holds the address of the next instruction to be loaded. This address is sent to the Memory Address Register.</p> <p>The Memory Data Register holds the data fetched from this address. This data is sent to the Current Instruction Register and the Control Unit decodes the instruction's opcode.</p> <p>The Program Counter is incremented.</p>	5

Question	Answer	Marks																																																																																																		
4(a)	<p>1 mark for each shaded section / bullet point</p> <ul style="list-style-type: none">• Load 65 into ACC• Load 100 into ACC, increment and store in 102• Load 68 into ACC• Load 101 into ACC, decrement and store in 102 <table><tr><th rowspan="2">Instruction address</th><th rowspan="2">ACC</th><th colspan="3">Memory address</th></tr><tr><th>100</th><th>101</th><th>102</th></tr><tr><td></td><td></td><td>68</td><td>65</td><td>100</td></tr><tr><td>70</td><td>65</td><td></td><td></td><td></td></tr><tr><td>71</td><td></td><td></td><td></td><td></td></tr><tr><td>72</td><td></td><td></td><td></td><td></td></tr><tr><td>73</td><td></td><td></td><td></td><td></td></tr><tr><td>74</td><td></td><td></td><td></td><td></td></tr><tr><td>76</td><td>100</td><td></td><td></td><td></td></tr><tr><td>77</td><td>101</td><td></td><td></td><td></td></tr><tr><td>78</td><td></td><td></td><td></td><td>101</td></tr><tr><td>79</td><td></td><td></td><td></td><td></td></tr><tr><td>70</td><td>68</td><td></td><td></td><td></td></tr><tr><td>71</td><td></td><td></td><td></td><td></td></tr><tr><td>72</td><td></td><td></td><td></td><td></td></tr><tr><td>80</td><td>101</td><td></td><td></td><td></td></tr><tr><td>81</td><td>100</td><td></td><td></td><td></td></tr><tr><td>82</td><td></td><td></td><td></td><td>100</td></tr><tr><td>83</td><td></td><td></td><td></td><td></td></tr><tr><td>(70)</td><td></td><td></td><td></td><td></td></tr></table>	Instruction address	ACC	Memory address			100	101	102			68	65	100	70	65				71					72					73					74					76	100				77	101				78				101	79					70	68				71					72					80	101				81	100				82				100	83					(70)					4
Instruction address	ACC			Memory address																																																																																																
		100	101	102																																																																																																
		68	65	100																																																																																																
70	65																																																																																																			
71																																																																																																				
72																																																																																																				
73																																																																																																				
74																																																																																																				
76	100																																																																																																			
77	101																																																																																																			
78				101																																																																																																
79																																																																																																				
70	68																																																																																																			
71																																																																																																				
72																																																																																																				
80	101																																																																																																			
81	100																																																																																																			
82				100																																																																																																
83																																																																																																				
(70)																																																																																																				
4(b)(i)	102	1																																																																																																		
4(b)(ii)	AND	1																																																																																																		

Question	Answer	Marks
4(b)(iii)	1 mark for AND, 1 mark for #15 AND #15	2

Question	Answer	Marks
5(a)	<p>1 mark for each term correctly inserted</p> <p>The control unit/bus transmits the signals to coordinate events based on the pulses of the (system) clock.</p> <p>The data bus carries data to components, while the address bus carries the address where data is being written to or read from.</p> <p>The arithmetic logic unit/ALU performs mathematical operations and logical comparisons.</p>	5
5(b)	<p>1 mark per bullet point to max 3 per factor. max 4 overall.</p> <p>Number of cores:</p> <ul style="list-style-type: none"> • Each core processes one <u>instruction</u> per clock pulse • More/multiple cores mean that sequences of instructions can be split between them • ... and so more than one <u>instruction</u> is executed per clock pulse // more sequences of instructions can be run at the same time • More cores decreases the time taken to complete task <p>Clock speed:</p> <ul style="list-style-type: none"> • Each <u>instruction</u> is executed on a clock pulse // one F-E cycle is run on each clock pulse • ... so the clock speed dictates the number of <u>instructions</u> that can be run per second • The faster the clock speed the more <u>instructions</u> can be run per second 	4

Question	Answer			Marks
6(a)	1 mark for identification of line and description of error 1 mark for the correct statement			4
	Line number	Description of the error	Correct statement	
	2	Program Counter should be incremented, not decremented	$PC \leftarrow [PC] + 1$	
	3	It should be the contents of the address in the MAR	$MDR \leftarrow [[MAR]]$	

Question	Answer	Marks
6(a)(i)	<p>1 mark per bullet point to max 5</p> <ul style="list-style-type: none"> • The Program Counter (PC) holds the address of the next instruction ... • ...and the contents are incremented / changed to the next address each cycle • The Memory Address Register (MAR) holds the address to fetch the data (from the PC) • The Memory Data Register (MDR) holds the data at the address in MAR • The instruction is transferred to Current Instruction Register (CIR) for decoding and execution 	5
6(a)(ii)	<p>1 mark for detection</p> <ul style="list-style-type: none"> • At the start/end of a FE cycle <p>1 mark for handling to max 4</p> <ul style="list-style-type: none"> • Priority is checked • If lower priority than current process continue with F-E cycle • If higher priority than current process ... • ... state of current process is / registers are stored on stack • Location / type of interrupt identified... • ...appropriate ISR is called to handle the interrupt • When ISR finished, check for further interrupts (of high priority) / return to step 1 • Otherwise load data from stack and continue with process 	5
6(b)	<p>1 mark for factor 1 mark for impact</p> <p>e.g.</p> <ul style="list-style-type: none"> • Clock speed... • ...higher clock speed means more FE cycles per second • Number of cores... • ...means more instructions can be carried out simultaneously • Bus width ... • ...allows the transfer of more data each time // allows more memory locations to be directly accessed • Cache ... • ... the higher capacity the more frequently used instructions it can store for fast access 	2
6(c)(i)	0000 0000	1
6(c)(ii)	0110 1101	1
6(c)(iii)	1101 0000	1

Question	Answer	Marks
3(d)	<p>1 mark per bullet point to max 3</p> <p>e.g.</p> <ul style="list-style-type: none"> • Zero • Carry • Overflow • Sign/negative • Compare results • Parity 	3

Question	Answer	Marks
6(a)	<p>One mark for each term in bold.</p> <p>There are three buses that transfer data between components in a computer system.</p> <p>The width of the address bus determines the number of directly accessible memory locations.</p> <p>The control unit sends signals on the control bus to direct the operation of system components.</p> <p>Clock pulses are used to synchronise the components on the motherboard.</p>	5
6(b)	<p>One mark per bullet point to max 5</p> <ul style="list-style-type: none"> • The address in the program counter is the address of next item to be fetched • The address is copied into MAR ... • ...using the address bus • The instruction from that address moved/copied from main memory to MDR ... • ...using the data bus • The instruction is transferred from MDR to CIR • The processor's instruction set is used to decode the instruction// the instruction is decoded in the CIR • ...into op code and operand • The processor executes the instruction // the processor processes the data as required • The address in PC is incremented ready for next loop 	5

Question	Answer	Marks
6(a)(i)	<p>1 mark for each correct answer</p> <p>A: The number 193</p> <p>B: The data in memory location 193</p> <p>C: The data in the memory location found by adding the contents of the IX to 193</p>	3
6(a)(ii)	<p>1 mark each correct answer</p> <ul style="list-style-type: none"> • Indirect • Relative 	2

Question	Answer	Marks
6(b)	<p>1 mark for correctly naming register, 1 mark for appropriate role</p> <ul style="list-style-type: none"> • Program counter // PC • Stores the address of the next instruction to be fetched • Memory address register // MAR • Stores the address where data/instruction is to be read from or saved to • Memory data register // MDR • Stores data that is about to be written to memory // Stores data that has just been read from memory • Current instruction register // CIR • Stores the instruction that is currently being decoded/executed 	4