Question	Answer	Marks
3(a)	1 mark for each completed statement	5
	The <b>Program Counter</b> holds the address of the next instruction to be loaded. This address is sent to the <b>Memory Address Register</b> .  The <b>Memory Data Register</b> holds the data fetched from this address. This data is sent to the <b>Current Instruction Register</b> and the Control Unit decodes the instruction's opcode.  The <b>Program Counter</b> is incremented.	

Question				Answer		Marks
4(a)	<ul> <li>1 mark for each</li> <li>Load 65 in</li> <li>Load 100 i</li> <li>Load 68 in</li> <li>Load 101 i</li> </ul>	to ACC nto ACC, i to ACC	ncrement	and stor	e in 102	4
	Instruction	ACC	Ме	mory add	dress	
	address		100	101	102	
			68	65	100	
	70	65				
	71					
	72					
	73					
	74					
	76	100				
	77	101				
	78				101	
	79					
	70	68				
	71					
	72					
	80	101				
	81	100				
	82				100	
	83					
	(70)					
4(b)(i)	102					1
4(b)(ii)	AND					1

Question	Answer	Marks
4(b)(iii)	1 mark for AND, 1 mark for #15	2
	AND #15	

Question	Answer	Marks
5(a)	1 mark for each term correctly inserted	5
	The <b>control unit/bus</b> transmits the signals to coordinate events based on the pulses of the ( <b>system</b> ) <b>clock</b> .	
	The <b>data bus</b> carries data to components, while the <b>address bus</b> carries the address where data is being written to or read from.	
	The <b>arithmetic logic unit/ALU</b> performs mathematical operations and logical comparisons.	
5(b)	1 mark per bullet point to max 3 per factor. max 4 overall.	4
	<ul> <li>Number of cores:</li> <li>Each core processes one instruction per clock pulse</li> <li>More/multiple cores mean that sequences of instructions can be split between them</li> <li> and so more than one instruction is executed per clock pulse // more sequences of instructions can be run at the same time</li> <li>More cores decreases the time taken to complete task</li> <li>Clock speed:</li> <li>Each instruction is executed on a clock pulse // one F-E cycle is run on each clock pulse</li> <li> so the clock speed dictates the number of instructions that can be run per second</li> <li>The faster the clock speed the more instructions can be run per second</li> </ul>	

Question		Answer		Marks
6(a)		identification of line <b>and</b> description of error the correct statement		4
	Line number	Description of the error	Correct statement	
	2	Program Counter should be incremented, not decremented	PC ← [PC] + 1	
	3	It should be the contents of the address in the MAR	MDR ← [[MAR]]	

Question	Answer	Marks
6(a)(i)	1 mark per bullet point to max 5	5
	<ul> <li>The Program Counter (PC) holds the address of the next instruction</li> <li>and the contents are incremented / changed to the next address each cycle</li> <li>The Memory Address Register (MAR) holds the address to fetch the data (from the PC)</li> <li>The Memory Data Register (MDR) holds the data at the address in MAR</li> <li>The instruction is transferred to Current Instruction Register (CIR) for decoding and execution</li> </ul>	
6(a)(ii)	mark for detection     At the start/end of a FE cycle	5
	<ul> <li>1 mark for handling to max 4</li> <li>Priority is checked</li> <li>If lower priority than current process continue with F-E cycle</li> <li>If higher priority than current process</li> <li> state of current process is / registers are stored on stack</li> <li>Location / type of interrupt identified</li> <li>appropriate ISR is called to handle the interrupt</li> <li>When ISR finished, check for further interrupts (of high priority) / return to step 1</li> <li>Otherwise load data from stack and continue with process</li> </ul>	
6(b)	mark for factor 1 mark for impact e.g.     Clock speed     bigher clock speed many more FF sycles per second	2
	<ul> <li>higher clock speed means more FE cycles per second</li> <li>Number of cores</li> <li>means more instructions can be carried out simultaneously</li> <li>Bus width</li> <li>allows the transfer of more data each time // allows more memory locations to be directly accessed</li> </ul>	
	<ul> <li>Cache</li> <li> the higher capacity the more frequently used instructions it can store for fast access</li> </ul>	
6(c)(i)	0000 0000	1
6(c)(ii)	0110 1101	1
6(c)(iii)	1101 0000	1

Question	Answer	Marks
3(d)	1 mark per bullet point to max 3	3
	e.g.      Zero      Carry      Overflow     Sign/negative      Compare results     Parity	

Question	Answer	Marks
6(a)	One mark for each term in bold. There are three buses that transfer data between components in a computer system.	5
	The width of the <b>address bus</b> determines the number of directly accessible memory locations.	
	The <b>control unit</b> sends signals on the <b>control bus</b> to direct the operation of system components.	
	Clock pulses are used to synchronise the components on the motherboard.	
6(b)	One mark per bullet point to max 5	5
	<ul> <li>The address in the program counter is the address of next item to be fetched</li> <li>The address is copied into MAR</li> <li>using the address bus</li> <li>The instruction from that address moved/copied from main memory to</li> </ul>	
	<ul> <li>MDR</li> <li>using the data bus</li> <li>The instruction is transferred from MDR to CIR</li> <li>The processor's instruction set is used to decode the instruction// the instruction is decoded in the CIR</li> </ul>	
	<ul> <li>into op code and operand</li> <li>The processor executes the instruction // the processor processes the data as required</li> <li>The address in PC is incremented ready for next loop</li> </ul>	

Question	Answer	Marks
6(a)(i)	1 mark for each correct answer	3
	A: The number 193	
	B: The data in memory location 193	
	C: The data in the memory location found by adding the contents of the IX to 193	
6(a)(ii)	1 mark each correct answer	2
	Indirect	
	Relative	

Question	Answer	Marks
6(b)	1 mark for correctly naming register, 1 mark for appropriate role	4
	<ul> <li>Program counter // PC</li> <li>Stores the address of the next instruction to be fetched</li> </ul>	
	Memory address register // MAR     Stores the address where data/instruction is to be read from or saved to	
	<ul> <li>Memory data register // MDR</li> <li>Stores data that is about to be written to memory // Stores data that has just been read from memory</li> </ul>	
	<ul> <li>Current instruction register // CIR</li> <li>Stores the instruction that is currently being decoded/executed</li> </ul>	