

```
Module tb;
```

```
Reg clk, reset, N, D;
```

```
Wire Z;
```

```
Vending_machine vm(clk, reset, N, D, Z);
```

```
Always #5 clk = ~clk;
```

```
Initial begin
```

```
Clk=0; reset=1; N=0; D=0;
```

```
#10 reset=0;
```

```
// N+N+N
```

```
#10 N=1; #10 N=0;
```

```
#10 N=1; #10 N=0;
```

```
#10 N=1; #10 N=0;
```

```
// D+N
```

```
#10 D=1; #10 D=0;
```

```
#10 N=1; #10 N=0;
```

```
// D+D
```

```
#10 D=1; #10 D=0;
```

```
#10 D=1; #10 D=0;
```

```
#50 $finish;
```

End

Endmodule