

Design of a pipelined 8-bit multiplier


Yogesh Kumar Baswal

- Maximum clock frequency w/o pipelining for the schematic and the layout extracted netlist
- Maximum clock frequency with pipelining using the layout extracted netlist
- Area of the DRC and LVS clean CSM.
- Number of test patterns you verified the functionality of your CSM against
- Number of test patterns you verified the functionality of your CSM against


PAGE 1

Block diagram of the 8-bit Carry Save Multiplier (CSM) - Highlight how you used inverting and non-inverting adders to optimize delay


Block Diagram




Block Diagram with Non- Inverting Full Adders Highlighted




DRC clean



LVS Matched




DRC Area check of the Layout



X distance = 2800 Y distance = 456.9

Location of Flip Flop


Between 5th and 6th stage of critical path



SPICE simulation showing the frequency of operation with and without pipelining using RC extracted netlists for all sub-blocks

Without Pipeline ($T_{clk} = 860$ ps and Frequency = 1.1627 GHz)

```
LTspice XVII - [Unpipelined_CSM.spi]
File Edit View Simulate Tools Window Help
Unpipelined_CSM.spi Unpipelined_CSM.spi
vdd vdd 0 DC 0.8
.param supply = 0.8
*vx0 X1[0] 0 DC 0
*vx1 X1[1] 0 DC 0
*vx2 X1[2] 0 DC 0
*vx3 X1[3] 0 DC 0
*vx4 X1[4] 0 DC 0
*vx5 X1[5] 0 DC 0
*vx6 X1[6] 0 DC 0
*vx7 X1[7] 0 DC 0
*vy0 Y1[0] 0 DC 0
*vy1 Y1[1] 0 DC 0
*vy2 Y1[2] 0 DC 0
*vy3 Y1[3] 0 DC 0
*vy4 Y1[4] 0 DC 0
*vy5 Y1[5] 0 DC 0
*vy6 Y1[6] 0 DC 0
*vy7 Y1[7] 0 DC 0
vx0 X1[0] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx1 X1[1] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx2 X1[2] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx3 X1[3] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx4 X1[4] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx5 X1[5] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx6 X1[6] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx7 X1[7] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy0 Y1[0] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy1 Y1[1] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy2 Y1[2] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy3 Y1[3] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy4 Y1[4] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy5 Y1[5] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy6 Y1[6] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy7 Y1[7] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vc clk gnd PULSE(0 (supply) 300p 5p 430p 860p)
*.meas tran tphi fall trig v(c) val = (supply/2) rise = 1 targ v(z[15]) val = (supply/2) fall = 1
*.meas tran tphi rise trig v(c) val = (supply/2) fall = 1 targ v(z[15]) val = (supply/2) rise = 1
*.options NoOpiter
*.options GminSteps=0
.END
```




With Pipeline ($T_{clk} = 438$ ps and Frequency = 2.2831 GHz)

```

LTspice XVII - [Pipelined_CSM.sp]
File Edit View Simulate Tools Window Help
Pipelined_CSM.sp Pipelined_CSM.sp
.include H:\cilly\IITM\DI\CV22nm_HP.pm
vdd vdd 0 DC 0.8
.param supply = 0.8
*vx0 X1[0] 0 DC 0
*vx1 X1[1] 0 DC 0
*vx2 X1[2] 0 DC 0
*vx3 X1[3] 0 DC 0
*vx4 X1[4] 0 DC 0
*vx5 X1[5] 0 DC 0
*vx6 X1[6] 0 DC 0
*vx7 X1[7] 0 DC 0
vy0 Y1[0] 0 DC 0
*vy1 Y1[1] 0 DC 0
vy2 Y1[2] 0 DC 0
vy3 Y1[3] 0 DC 0
vy4 Y1[4] 0 DC 0
vy5 Y1[5] 0 DC 0
vy6 Y1[6] 0 DC 0
vy7 Y1[7] 0 DC 0
vx0 X1[0] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vx1 X1[1] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vx2 X1[2] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vx3 X1[3] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vx4 X1[4] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vx5 X1[5] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vx6 X1[6] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vx7 X1[7] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy0 Y1[0] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy1 Y1[1] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy2 Y1[2] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy3 Y1[3] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy4 Y1[4] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy5 Y1[5] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy6 Y1[6] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
*vy7 Y1[7] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0)
vC Clk qnd PULSE(0 {supply} 300p 5p 5p 219p 438p)
*.meas tran tphi_fall trig v(c) val = (supply/2) rise = 1 targ v(z[15]) val = (supply/2) fall = 1
*.meas tran tphi_rise trig v(c) val = (supply/2) fall = 1 targ v(z[15]) val = (supply/2) rise = 1
*.trans 0ns 15ns 1ns uic
*.options NoOpter
*.options GminSteps=0
.END

```




Input combinations that are tested for CSM to see if it's functionally correct - Showing different kinds of multiplications

X[7:0] Y[7:0] Z[15:0]
 11111111 (-1) 00000001(1) 111111111111111 (-1)

```


LTspice XVII - [CSM_sim.spi]
File Edit View Simulate Tools Window Help
.include H:\cellq\IITM\DIC\22nm_HP.pm
vdd vdd 0 DC 0.8
.param supply = 0.8
*vx0 X[0] 0 DC 0
*vx1 X[1] 0 DC 0
*vx2 X[2] 0 DC 0
*vx3 X[3] 0 DC 0
*vx4 X[4] 0 DC 0
*vx5 X[5] 0 DC 0
*vx6 X[6] 0 DC 0
*vx7 X[7] 0 DC 0
*vy0 Y[0] 0 DC 0
*vy1 Y[1] 0 DC 0
*vy2 Y[2] 0 DC 0
*vy3 Y[3] 0 DC 0
*vy4 Y[4] 0 DC 0
*vy5 Y[5] 0 DC 0
*vy6 Y[6] 0 DC 0
*vy7 Y[7] 0 DC 0
*vx0 Xl[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx1 Xl[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx2 Xl[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx3 Xl[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx4 Xl[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx5 Xl[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx6 Xl[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx7 Xl[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy0 Yl[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy1 Yl[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy2 Yl[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy3 Yl[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy4 Yl[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy5 Yl[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy6 Yl[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy7 Yl[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*val A1 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vb B 0 DC 0.8
.meas tran tphi_fall trigg v(x[0]) val = (supply/2) fall = 1 targ v(z[15]) val = (supply/2) fall = 1
.meas tran tphi_rise trigg v(x[0]) val = (supply/2) rise = 1 targ v(z[15]) val = (supply/2) rise = 1
.trans 0ns 15ns 1ns uic
.END
  
```



X[7:0] Y[7:0] Z[15:0]
 11111111 (-1) 00000010(2) 111111111111110 (-2)

```

LTspice XVII - [CSM_sim.sp]
File Edit View Simulate Tools Window Help
CSM_sim.sp CSM_sim.sp
.include H:\c11g\IITM\DIC\22nm_HP.pm
vdd vdd 0 DC 0.8
.param supply = 0.8
*vx0 X[0] 0 DC 0
*vx1 X[1] 0 DC 0
*vx2 X[2] 0 DC 0
*vx3 X[3] 0 DC 0
*vx4 X[4] 0 DC 0
*vx5 X[5] 0 DC 0
*vx6 X[6] 0 DC 0
*vx7 X[7] 0 DC 0
*vy0 Y[0] 0 DC 0
*vy1 Y[1] 0 DC 0
*vy2 Y[2] 0 DC 0
*vy3 Y[3] 0 DC 0
*vy4 Y[4] 0 DC 0
*vy5 Y[5] 0 DC 0
*vy6 Y[6] 0 DC 0
*vy7 Y[7] 0 DC 0
vx0 X1[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx1 X1[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx2 X1[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx3 X1[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx4 X1[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx5 X1[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx6 X1[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx7 X1[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*y0 Y1[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*y1 Y1[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy2 Y1[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy3 Y1[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy4 Y1[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy5 Y1[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy6 Y1[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy7 Y1[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*val A1 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vb B 0 DC 0.8
.meas tran tphi_fall_trig v(x[0]) val = (supply/2) fall = 1 targ v(z[15]) val = (supply/2) fall = 1
.meas tran tphi_rise_trig v(x[0]) val = (supply/2) rise = 1 targ v(z[15]) val = (supply/2) rise = 1
.trans 0ns 15ns lns uic
.END
  
```




X[7:0] Y[7:0] Z[15:0]
 00000010 (2) 00000011 (3) 00000000000000110 (6)

```

LTspice XVII - [CSM_sim.sp]
File Edit View Simulate Tools Window Help
CSM_sim.sp CSM_sim.sp
.include H:\c11g\IITM\DIC\22nm_HP.pm
vdd vdd 0 DC 0.8
.param supply = 0.8
vx0 X[0] 0 DC 0
*vx1 X[1] 0 DC 0
vx2 X[2] 0 DC 0
vx3 X[3] 0 DC 0
vx4 X[4] 0 DC 0
vx5 X[5] 0 DC 0
vx6 X[6] 0 DC 0
vx7 X[7] 0 DC 0
*vy0 Y[0] 0 DC 0
*vy1 Y[1] 0 DC 0
vy2 Y[2] 0 DC 0
vy3 Y[3] 0 DC 0
vy4 Y[4] 0 DC 0
vy5 Y[5] 0 DC 0
vy6 Y[6] 0 DC 0
vy7 Y[7] 0 DC 0
*vx0 X1[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx1 X1[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx2 X1[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx3 X1[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx4 X1[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx5 X1[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx6 X1[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx7 X1[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vy0 Y1[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy1 Y1[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy2 Y1[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy3 Y1[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy4 Y1[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy5 Y1[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy6 Y1[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy7 Y1[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*val A1 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vb B 0 DC 0.8
.meas tran tphi_fall trig v(x[0]) val = (supply/2) fall = 1 targ v(z[15]) val = (supply/2) fall = 1
.meas tran tphi_rise trig v(x[0]) val = (supply/2) rise = 1 targ v(z[15]) val = (supply/2) rise = 1
.trans 0ns 15ns 1ns uic
.END
x = 1.40ns y = 894.77mV

```



```
[Tspice XVII] - [CSM_sim_api]
File Edit View Simulate Tools Window Help
CSM_sim_api CSM_sim_api
#include $t:\cslg\1ITM\DIC\22nm_HP.pcm
vdd vdd 0 DC 0.8
.param supply = 0.8
vx0 X[0] 0 DC 0
vx1 X[1] 0 DC 0
vx2 X[2] 0 DC 0
vx3 X[3] 0 DC 0
vx4 X[4] 0 DC 0
*vx5 X[5] 0 DC 0
*vx6 X[6] 0 DC 0
*vx7 X[7] 0 DC 0
*vy0 Y[0] 0 DC 0
vy1 Y[1] 0 DC 0
vy2 Y[2] 0 DC 0
vy3 Y[3] 0 DC 0
vy4 Y[4] 0 DC 0
vy5 Y[5] 0 DC 0
*vy6 Y[6] 0 DC 0
*vy7 Y[7] 0 DC 0
*vx0 X1[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx1 X1[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx2 X1[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx3 X1[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vx4 X1[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx5 X1[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx6 X1[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
vx7 X1[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy0 Y1[0] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy1 Y1[1] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy2 Y1[2] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy3 Y1[3] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy4 Y1[4] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy5 Y1[5] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy6 Y1[6] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vy7 Y1[7] 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*val A1 0 FWL(0ns 0 5ns 0 6ns 0.8 11ns 0.8 12ns 0 )
*vb B 0 DC 0.8
.meas tran tph1 fall trig v(x[1]) val = (supply/2) fall = 1
.meas tran tph1_rise trig v(x[1]) val = (supply/2) rise = 1 targ v(z[15]) val = (supply/2) rise = 1
.tran 0ns 15ns 1ns uic
.END
x = 0.11ns y = 1154.29mV
```



SPICE simulations showing how the use of a faster adder in the Vector merge stage speed up over all delay of the CSM.

$T_{clk} = 278$ ps and Frequency = 3.5971 GHz

```

LTspice XVII - [CSM_vm_4.spi]
File Edit View Simulate Tools Window Help
CSM_vm_4.spi CSM_vm_4.spi
* Spice Code nodes in cell cell 'CSM_PROJECT_PIPELINING:CSM_vm_4{sch}'
.include H:\cllg\IITM\DIC\22nm_HP.pm
vdd vdd 0 DC 0.8
.param supply = 0.8
*vx0 X[0] 0 DC 0
*vx1 X[1] 0 DC 0
*vx2 X[2] 0 DC 0
*vx3 X[3] 0 DC 0
*vx4 X[4] 0 DC 0
*vx5 X[5] 0 DC 0
*vx6 X[6] 0 DC 0
*vx7 X[7] 0 DC 0
vy0 Y[0] 0 DC 0
*vy1 Y[1] 0 DC 0
vy2 Y[2] 0 DC 0
vy3 Y[3] 0 DC 0
vy4 Y[4] 0 DC 0
vy5 Y[5] 0 DC 0
vy6 Y[6] 0 DC 0
vy7 Y[7] 0 DC 0
vx0 X[0] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx1 X[1] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx2 X[2] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx3 X[3] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx4 X[4] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx5 X[5] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx6 X[6] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vx7 X[7] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy0 Y[0] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vy1 Y[1] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy2 Y[2] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy3 Y[3] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy4 Y[4] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy5 Y[5] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy6 Y[6] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
*vy7 Y[7] 0 FWL(0ns 0 5ns 0 5.1ns 0.8 11ns 0.8 11.1ns 0 )
vc clk gnd PULSE(0 (supply) 300p 5p 139p 278p)
*.mean tran tphi_fall trig v(c) val = (supply/2) rise = 1 targ v(z[15]) val = (supply/2) fall = 1
*.meas tran tphi_rise trig v(c) val = (supply/2) fall = 1 targ v(z[15]) val = (supply/2) rise = 1
.tran 0ns 15ns 1ns uic
*.option noopiter
.END

```

