Roll No. 6211

Total No. of Questions: 9]

[Total No. of Printed Pages: 7

(2042)

B.C.A. (CBCS) RUSA IInd Semester Examination

3745

DIGITAL ELECTRONICS

Paper: BCA-0203

Time: 3 Hours]

[Maximum Marks: 70

- Note: (i) Question No. 1 (Part-A) is compulsory. Attempt four questions choosing one question each from Part-B, C, D and E.
 - (ii) Figures at the right indicate marks.

Part-A

(Compulsory Question)

- 1. (A) Select the correct alternative for MCQs.
 - (i) With forward bias to a pn junction, the width of depletion layer:
 - (a) Increases

CH-712

(1)

(b)→ Decreases

- (c) Remains the same
- (d) None of these
- (ii) A digital circuit that can store only one

bit is a :

- (a) Register
- (b) NOR gate
- (c) Flip-flop
- (d) XOR gate
- (iii) The logical sum of two or more than two

logical products is termed as :

- (a) OR operation
- (b) POS
- (c) SOP
- (d) NAND operation

CH-712

(2)

- (iv) Which of the given logic family provide minimum power dissipation ?
- (a) JFET
- (b) CMOS
- (c) ECL
- TLL (m)
- (v) The number of inputs in a half adder is:
- a) 8
- 13
- © H

<u>a</u>

- (vi) What is the value to be considered for a 'don't care condition'?
- (a) 0
- (E
- (c) Either 0 or 1
- (d) Any number except 0 and 1

CH-712

- 3

um Ove

(ii) Distinguish between TTL and CMOS

families.

(iii) Draw symbol and truth table of OR, NOT and NAND gate.

(iv) Explain the function of J-K Flip-flop.

(v) Draw the circuit diagram of an 8-input

multiplexer.

4×5=20

Part-B

(Unit-I) 10 each

2. Discuss in detail Bipolar Junction Transistor and

draw its circuit symbol.

3. Explain the non-saturated bipolar logic family, ECL

in detail.

CH-712

CH-712

0

Part-C

(Unit-II)

- Explain the various laws of Boolean algebra. Also state De-Morgan's theorem with example.
- 5. (a) Discuss 'NAND gates are Universal Gate'.
- (b) Draw the circuit diagram of NOR gate and also give its truth table.

Part-D

(Unit-III)

10 each

6. Simplify the following Boolean function using K-map and draw the circuit for simplified expression:

 $F(W, X, Y, Z) = \Sigma(0, 2, 4, 5, 9,$

11, 14, 15)

 Explain the SOP form and POS form of simplifying Boolean expression using K-maps.

CH-712

(6)

Part-E

(Unit-IV)

10 each

- What is a Flip-flop? Compare the operations of D and T Flip-flops with the help of their truth-table.
- Draw and explain the working of Full Adder Circuit with Truth-table

27.60

CH-712 (7)

PPHU Kashya

Total No. of Questions: 9]

[Total No. of Printed Pages: 4

(1056)

BCA (CBCS) IInd Semester Examination 7074

DIGITAL ELECTRONICS BCA-203

Time: 3 Hours]

[Maximum Marks: 70

The candidates shall limit their answers precisely within the answer-book (40 pages) issued to them and no supplementary/ continuation sheet will be issued.

Note :- Attempt any five questions in all. Select one question each from Units I, II, III and IV. Unit V (Q. No. 9) is compulsory.

Unit-I

	-69	Turn	Over
	1	Explain valence and conduction bonds in solids.	4
		junction.	10
2	_ (ii)_	Explain the forward and reverse biasing of p-n	
	的	Write short notes on Integrated circuits.	5
-	90	logic and emitter-coupled logic digital families.	9
1	(243)	Discuss the characteristics of transistor-transistor	,

7

5

9

Unit-II

- 3. (a) Prove the following expressions using Boolean algebra:
 - (i) $(A + B) \cdot (\overline{A} + C) = AC + \overline{A}B$
 - (ii) $A + \overline{A}B + A\overline{B} = A + B$
 - (b) Give the logic symbol and truth tables for the following combinational gates:
 - (i) Exclusive OR gate
 - (ii) Exclusive NOR gate
- 4. (a) Explain basic Boolean Law's with suitable examples.
 - (b) Apply Demorgan's theorem to the following expressions:
 - (i) $\overline{(W+X)Y}$
 - (ii) $(A + \overline{B} + C + \overline{D})$
 - (iii) $\overline{\overline{X}} + \overline{Y} + \overline{Z}$

Unit-III

Simplify the following Boolean function by using K-map and implement it using NoR gates.

$$f(ABCD) = \Sigma m(2, 3, 4, 5, 6, 7, 11, 14, 15)$$
 10

H - 69

(2)

(b) Give the sum of Product expression of AND-OR realization. 6. (a) Explain the minimization technique for 4-variables by giving minterms and maxterms. 7 by giving minterms and maxterms. 8 Distinguish between algebraic method and Karnaugh method for minimisation of Boolean expressions.
. Unit-IV
7. (a) Give the logic diagram and truth table for a Half-Adder. (b) What is an encoder? Give the truth table for octal to binary encoder 8. (a) What is a sequential circuit? Explain its types: (b) Give the construction of Master-Slave JK flipflop. Unit-V (Compulsory Question)
9. Attempt all parts :
(i) Define K-Map. (ii)is a universal gate. (iii) Differentiate between intrinsic and extrinsic semiconductors.
H-69 (3) Turn Over

- (iv) Explain race around conditions in flip-flops.
- (v) Give the truth table for NAND gate.
- (vi) Write the Boolean expression for a 2-input NOR gate.
- (vii) Simplify $Y = \overline{A}Q + AQ$



Roll No. 6160130030.

Total No. of Questions: 9]

[Total No. of Printed Pages: 7

(1049)

B.C.A. (CBCS) RUSA IInd Semester Examination

4387

DIGITAL ELECTRONICS

Paper: BCA-0203

Time: 3 Hours]

[Maximum Marks: 70

Note: Attempt five questions in all, selecting one question each from Unit-I to Unit-IV. Part-A (Q. No. 1) is compulsory.

Part-A

(Compulsory Question)

- (A) Attempt all parts. Select the correct option for MCQ's.
 - (i) The output of an AND gate with 3-inputsA, B and C is HIGH when :

(a)
$$A = 1$$
, $B = 1$, $C = 0$

CH-713

(1)

Tum Over

- (b) A = 0, B = 0, C = 0
- (c) A = 1, B = 0, C = 0
- (d) A = 1, B = 1, C = 1

8.

- (ii) When used with an IC, what does the term 'QUAD' indicate?
 - (a) 2 circuits

(b) 4 circuits

- (c) 8 circuits
- (d) 6 circuits
- (iii) The format used to present the logic output for the various combinations of logic inputs to a gate is called a (an):
 - (a) Boolean Constant
 - (b) Boolean Variable
 - (c) Truth Table
 - (d) Input Logic Function

I-713

(2)

(viii) On the Master-Slave flip-flop, when it is master enabled ? When the gate is HIGH (a) When the gate is LOW (b) Both of these (c) (d) None of these Under normal conditions a diode conducts (ix) refer there's current when it is: (a) Reverse biased (b) Forward biased (c) Saturated (d) Avalanched An n-type semiconductor material: (x) is intrinsic (a) (b) has trivalent impurity atoms added has pentavalent impurity atoms added (c) requires no doping (d) $1 \times 10 = 10$

(4)

(iv) Which of the following expressions is in the sum-of-products (SOP) form ?

(a)
$$(A + B) (C + D)$$

- (b) (A) B (CD)
- (c) AB + CD
- (d) AB (CD)
- (v) The commutative law of Boolean addition states that A + B = A × B. (True/False)
- (vi) The Boolean expression C + CD is equal to
- (vii) When transistors are used in digital circuits they usually operate in the :
 - (a) active region
- (b) breakdown region
- (c) saturation and cutoff regions
 - (d) linear region

(b) Give the circuit diagram of XOR gate. Also give its truth table.
(a) How can you connect NAND gates to get an OR gate?
(b) What are the two basic rules used to draw equivalent gates?
6,4

(Unit-III)

6. (a) Simplify the following function in sum-ofproduct SOP form using four variable Karnaugh's map:

 $F (A, B, C, D) = \Sigma m (0, 1, 2, 3, 4,$

5, 7, 11, 15)

- What are redundant groups in K-map? 8,2
- 7. (a) Explain how basic gates can be realized using NAND gates. Also give the diagram.
- (b) What do you mean by Combinational Circuit? 6,4
 CH-713

	(B)	Ans	wer the following in 25 to 50 wor	ds : (d)
ă,	<u>}-</u>	(i)	State the associative property of I Algebra.	
	Pig	L(ii)	What is meant by Karnaugh map n	nethod?
F		(iii)	State advantages and disadvanta	
3		(iv)	What is a Decoder ?	grai
		(v)	Define Minterm and Maxterm.	4×5=20
			Part-B	
	*		(Unit–I)	
2.	(a)	Disc	cuss the working of p-n junction d	iode.
	-(b)	Exp	lain energy bands in solids.	5,5
3.	(a)	Disc	uss Saturated and Non-saturated L	ogic.
	(b)	Whi	ch is faster ECL or TTL ? Expla	in. 5,5
			Part-C	
			(Unit_II)	
4.	(a)	Simp	olify the expressions using Boolean	Algebra:
		(i)	ABC + ABC	
		(ii)	$(\overline{A} + B + C) (A + B + \overline{C})$	d sZ - refu
CI	H–7	13	(5)	Tum Over

Part-R

(Unit-IV)

- 8. (a) What is a Multiplexer ? Explain difference between MUX and DEMUX.
 - (b) What do you mean by Shift-Registers ? Discuss. 5,5
- 9. (a) Explain the working and circuit of a Half-Adder.
 - (b) Give the design of 3 × 8 decoder. 6,4

ROII No. 6160130030.

Total No. of Questions: 9] [Total No. of Printed Pages: 3

(1048)

B.C.A. (CBCS) RUSA IInd Semester Examination

4029

DIGITAL ELECTRONICS

Paper: BCA-0203

Time: 3 Hours]

[Maximum Marks: 70

Note: - Attempt five questions in all. Select one question from each Unit-I, II, III and IV. Question No. 9 (Unit-V) is compulsory.

Unit-I

- 1. (a) Explain Band theory in solids.
 - (b) Discuss forward and reverse biasing of a p-n 7,7 junction.
- Explain the characteristics of TTL, CMOS and ECL logic families.
 - Explain the working of Bipolar Junction (b) 8,6 Transistor.

2-661

; · · (1°)

Unit=11

- Explain basic logic gates and also give their
 - State and explain deMorgan's theorem.
- Simplify the following using Boolean Algebra:
 - AB + AC + ABC (i)
 - $A + \overline{AB} + A\overline{B}$ (11)
 - (A + B)·(Ã + C) (iii)
 - What are universal gates 7 Show that NAND is 6,8 **(b)** a universal gate,

Unit-III

- Using four variable map, find the minimal SOP expression for the Boolean function : $f(w, x, y, z) = \sum m(2, 5, 7, 9, 10, 11, 13, 15)$
 - What is k-map ? What is the significance of (b) 10,4 pairs, quads and octets in a k-map ?
- the minimization technique Discuss 4-variables by giving minterms and maxterms.
 - Discuss Venn diagram by giving a suitable 8,6 example,

Unit-IV

- Explain the working and logic diagram of a full adder with three inputs.
 - 8,6 Design a decimal to BCD encoder circuit.
- What is a flip-flop? Draw the circuit diagram (b) 8. (a) of JK-flip-flop using NAND gate.
 - What is a multiplexer? Give the logic diagram 7,7 (b) of 4×1 multiplexer.

Unit-V

(Compulsory Question)

- 9. Attempt all parts.
 - (a) What is breakdown voltage?
 - and are universal gates. (b)
 - Give the Boolean expression for 2-input NOR (c) gate.
 - What is a decoder ?
 - What is race-around condition in flip-flops ?? (c)
 - What do you mean by product of sum (POS)? (0)
- What is CE configuration of a transistor ?7×2=14



Roll No. 61601300

Total No. of Questions: 9] [Total No. of Printed Pages: 3 (1047)

BCA (CBCS) RUSA IInd Semester Examination

DIGITAL ELECTRONICS

Paper: BCA-203

[Maximum Marks: 70 Time: 3 Hours]

Note :- Attempt five questions in all. Select one question from each Units I, II, III and IV. Question No. 9 (Unit-V) is compulsory.

Unit-I

- Differentiate between conductor, insulator and semiconductor on the basis of energy gap. Explain depletion region. How is it formed in (b) forward and reverse biasing? 7 Discuss the working of diode as switch.
- 2. (a) Explain different types transistor (b) of
 - configurations. 7

C - 538

(1)

Unit-II 3.~(a) Prove the following using Boolean Algebra:	
(i) $A + AB + AB - X$ $= \sqrt{2} + XYZ = \overline{Z}$	8
Give the logic symbol and truth	6
NAND and Note Basic laws of Boolean Algebra 4.06 Explain the basic laws of Boolean Algebra	8
Apply Demorgan's theorem to the following	
expressions: (i) $\overline{(A+\overline{B})(\overline{C}+D)}$	e e
(ii) $\overline{(A+B)C}$	
(iii) $\overline{(\overline{A} + \overline{B} + \overline{C})}$	0
Unit-III	
Obtain the minimal POS expression for f(ABCD)	
= π M (0, 1, 2, 4, 5, 6, 9, 11, 12, 13, 14, 15)	_
and implement it using NOR gates.	9
(b) Give the Venn diagram for $\overline{B}+A$.	5
(a) Explain Don't-Care conditions in K-map using	
suitable example.	7

(b) Explain SOP and POS expressions with suitable	7
examples.	
Unit-IV	
Give the logic diagram and truth table for a full	8
Adder. (b) What is race-around condition in JK flip flops?	6
trow it can be avoided !	
8. (a) Design a 16×1 MUX using four 4×1	8
multiplexers.	
What is a shift register ? Explain their types.	
Unit-V	- San
(Compulsory Question)	
9. Explain the following:	*
(a) Bipolar Junction transistor	
(b) Integrated circuits	
(c) NAND gate as universal gate	
(d) Karnaugh map	
(e) Encoder	4
(f) Master-Slave flip flop	
(g) BCD adder	7×2=14

C-538

(3)