In class, we talked about memory mapped I/O. In memory mapped I/O, peripherals are accessed by writing to certain addresses in memory, using the same instructions as for other memory access.

As embedded systems engineers, you may not always have the luxury of accessing GPIO peripherals using well-documented, mature libraries for popular microcontrollers. You may be asked to design a new embedded system, to write firmware libraries for accessing GPIO on a new embedded system, or to use poorly documented in-house libraries for accessing GPIO. The aim of this homework, therefore, is to help you gain a deeper understanding of how memory mapped I/O works so that you will be capable not only of using GPIO libraries, but also writing and documenting them.

- 1. Please refer to the Cortex M-4 Technical Reference Manual and the STM32F4 Discovery Reference Manual (attached to this HW) to answer this question.
 - (a) Section 3.4 in the Cortex M-4 Technical Reference Manual defines the memory map for this processor. What range of memory addresses is reserved for use by peripherals?

0x40000000 - 0x60000000

(b) Section 2.3 of the STM32F4 Discovery Reference Manual further defines the memory used by each individual peripheral. The GPIO peripherals are listed by port (GPIOA, GPIOB, GPIOC, GPIOD, etc.). What is the address range used by the GPIOD port?

0x40020C00 - 0x400L0FFF

- (c) On the STM32F4 Discovery board, each GPIO pin gets some dedicated configuration and data registers. These are described in Section 8, and especially Section 8.4, of the STM32F4 Discovery Technical Reference Manual. Please answer these questions for the following registers: MODER, OTYPER, OSPEEDR, PUPDR, IDR, ODR, and BSRR. For the BSRR register, you should further subdivide into BSRRL (BSRR low, used for bit set) and BSRRH (BSRR high, used for bit reset).
 - The functionality of the register; what is it used for (in one sentence)?
 - How much memory is used by this register for the entire port (typically 32 bits 4 bytes or 16 bits 2 bytes)? How much memory is used for each individual pin (typically 2 bits or 1 bit)?
 - What is the address offset of this register? The address offset, together with the port address, tells us exactly where in memory the register is located. For example, if the address offset of a register is 0x02 and the port uses the memory range 0x40022800 0x40022BFF, then the register is at address 0x40022800 + 0x02 = 0x40022802.

Solution:

MODER

- · There bits, written by software are to configure 1/0 direction mode.
- · (smplite part (0-31/11/8) i.e. 32 bits, Individual pin-2 bits (MODERY (10))
- · Addus offset: 0x00

OTYPER

- · These bids are written by softwar to configure the output type of 16
- · Entite part 10-31 bits) but 16-31 merved); 1.32 bits, Individual pin 1 bit (0Ty:(y-o-15))
- · Addus of set 10 x04

OSPEEDR

- · There but are written by the software to configure the 1/0 output speed
- · Enthupon (0-31 bits): 32 bits, Indindual pin 2 bits (OSPEEDR yE1:0) (4=0-15)]
- · Addus yest 10 ko 8

PUPDR

- . Then bits are written by software to configure 2/0 pure up / peul day news for?
- · Entru pout (0-31 bits) /32 bits, Individual pân -2 bits (PopoRy[1:0] (yo-15)
- · Addres offset 10x0C

IDR

- . Then bill are read only and contain the improvable of corresponding to post
- · Entire port (0-31 bits) (6-31 are reserved) 1. 32 bits Individual pen-1 bit
- · Addrus of set : 0 X10

(1 DRy (4=0 (15))

ODR

- . Then with are mad/unite for software [restite post-output detta")
- · Enrice port (0-31 bits, 16-31: Ruened), -: 32 bits, Individual pen-160 008 y(y=0-15)
- · Addling yout 10×14

BSRRL

- . There his are writing, o'no action on ode & but, I nets corresponding ode but
- · This part (0-15 bits): 16 bits, Individual pin 1 bit (Bsy 14=0--15))
- · Addus offset: 0218

BSRRH

- . Then bits are write only. O: no action on opening 2 ! Routs the cours produce of opening
- · This pay (0-15 hit) .. 16 hit , Individual pin 2 hit (BRy (y=0--- 15))
- · Addus offset : OXIA

2. This is a continuation of the previous question. Now that we know exactly where in memory each register is located, we can write C code to access these memory locations.

When you define a structure in C, the memory for elements of the structure will be laid out in the same order in which you defined them. Given that the registers are located sequentially in memory, we can use a structure in C to map registers to human readable names.

(a) We will use a GPIO_TypeDef struct to map memory for GPIO registers to human readable names. Here's a template, showing the struct definition and also how we define GPIOD using the struct:

```
typedef struct
{
...
} GPIO_TypeDef;

#define GPIOD_BASE (OxAAAAAAAA) // insert correct memory address here
#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
```

Inside the typedef, we will add a line for each register that defines its total size for the entire port (32 bits - uint32_t - or 16 bits - uint16_t), its name, and a comment giving its functionality. In order to make sure the struct element is located at the correct memory offset, we need to make sure to define them *in order*. We will also define each element as volatile, to signal to the compiler that they may be modified outside of our code (e.g., by peripherals) and shouldn't be optimized away.

For example, the MODER register occupies 32 bits, and is located at an address offset of 0x00 (see 8.4.1 of the Technical Reference Manual). So we have to define it as the first element of the structure, and as a uint32_t. After adding MODER, our typedef would look like this:

and we would be able to access the GPIOD MODER register as GPIOD->MODER.

(b) Please fill out the following C template. Add an element to the structure for each of: MODER, OTYPER, OSPEEDR, PUPDR, IDR, ODR, BSRRL, and BSRRH. Also, set the correct value for the GPIOD_BASE address based on your answer to question 1(b).

```
Solution:

typedef struct
{

volable units: t moder;

volable units: t oryeer;

volable units: t oseener;

volable units: t lor;

volable units: t lor;

volable units: t lor;

volable units: t ob;

volable units: t berk;

volable units: t berk;

volable units: t berk;

}

GPIO_TypeDef;

#define GPIOD_BASE (Ox40020C00)

#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)
```

Note that the elements *must* be defined in the right order and be the right sizes so that they will be located at the right memory location (based on the offset defined in the datasheet). For example, given the definition above:

- The struct begins at the memory location defined with GPIOD_BASE, 0x40020C00.
- The first element in the struct is at that memory location + 0x00 offset. So when we write to GPIOD->MODER, we are writing to the memory location 0x40020C00.
- The second element in the struct (OTYPER) is at 0x40020C00 + the additional bytes used by the MODER register. Since MODER is defined to use 32 bits (4 bytes), OTYPER will be at 0x40020C00 + 0x04 offset = 0x40020C04
- The third element in the struct (PUPDR) is at 0x40020C00 + the additional bytes used by the previous elements, the MODER and OTYPER registers. Since MODER and OTYPER are both defined to use 32 bits (4 bytes), 8 bytes total, PUPDR will be at 0x40020C00 + 0x08 offset = 0x40020C08
- Following a similar procedure, you can see that all of the struct elements will be located at the correct memory addresses. (Note that some elements are defined as 16 bits).

If you look in stm32f4xx.h you'll see a similar struct definition. So now we've learned how to write a basic GPIO peripheral driver, using just the datasheet for reference.

(c) Which element(s) of the struct do you think you might declare as a volatile const instead of just a volatile? Why?

IDR can be declared as a volable const. since it is an sopret port and we don't want the user to try to work it.

(d) Do we need to use malloc() in C to allocate memory for GPIOD? Why or why not?

No, we do not need to use malloc() to allocate memory for GPOD. malloc is used to allocate memory of manically on the heap. We are veing memory in the peripherals address eagle, we don't want memory on the heap in SRAM. We captivity define our pointer to use the court memory address.

- (e) Please answer these questions for the following registers: MODER, OTYPER, OSPEEDR, PUPDR, IDR, ODR, BSRRL, and BSRRH:
 - For all registers except IDR, write a line of C code that assigns the value '1' to this register for pin 3 of the GPIOD port, without affecting the values set for any other pins. For examples, see pages 12 and 14 of the lecture slides on peripherals.
 - For all registers except IDR, write a line of C code that assigns the value '1' to this register for all pins on the GPIOD port.
 - What does setting a value of '1' do on this register?

```
Solution: To set values only for pin 3:
# To set the value of 01 in a 2 bit ligister, we have to die the bets and then set the bit on the
to was the bits
right to 1.
# MODER has 2 leits/ pen
 GPIOD - MODER &= ~ (3 << 6) ;
 GPIOD - MODER 1= 2 <<6;
# OTYPER has 1 bet/pen
GP100 → OTYPER 1 = 2 << 3'
# 05PEEOR has 2 bits/pin
GPIDD → OSPEEDR &= ~ (3 <<6);
GPIDD → OSPEEDR |= 1 <<6;
# PUPDR mas 2 bits pen
GPIOD -> POPDRX = ~ (3 << 1)
GP100 -> PUPOR /= 1 << 6;
# ODR has 1 bit/pin
GP100 -> ODR 1= L << 3!
# BSRRL and BSRRH have I but /pen
GPIOD - BSRRL 1 = 1 << 3;
GP100 -> BSRRH 1= 2 <<3
To set values for all pers:
GPIOD -> MODER 1= 0 x STITTITT
GPIOD JOTYPER 1 = OXFFFF
GPIDD -> OSPEEDRI= OX 55555555;
WHOD - HOLDE I = Q X ZIZZZZZZ
GPIOD - ODR 1 = OXFFFF
GPIOD > BSRRUI = OXFFFF
GPIOD >BSRRHI= OXFFFF
```

If we set these to 1, to general perpose output mode.

OTYPER: Sets output pins to open drain type.

OSPEEDR: Les speed to medium speed.

PUPDR: Les a peel up resiston on Pens)

ODR: white a high name to respect pins.

BSRRL: Less a name of 1 on output pins.

BSRRL: Resets (rests avance Jo) on perspect pins.