

• You are encouraged to work in groups, and to use the Internet or any other tools available to learn the material in order to answer these questions.

1. The ATmega128 microcontroller includes a UART that can be used to provide a serial interface. The following code snippet is often seen in programs that use the UART interface:

```
while(!(UCSROA & 0x20));
UDRO = x;
```

where x is a previously declared and initalized uint8_t; UCSROA and UDRO are defined in header files to refer to memory locations corresponding to the USART Control and Status Register A and USART Data Register, respectively; and the UART interface has already been configured, i.e. is ready for use.

(a) Refer to page 188 of the manual for the ATmega128, (available online). What does each line of the code snippet above do, with respect to the peripheral registers? What does the code snippet as a whole do?

Solution:

while (I CUCS ROA & 0 x 20)); This statement waits while the USART Data register Empty register (but 5 in the UCS ROA register), is set to 1. This indicates that the transmit buffer is empty and can now be written into.

UDRO = 2; This places the byte in 2 in the transmit buffer, to be suntover the serial interfere.

This wide snippet sends a byte data over the serial interface.

(b) Suppose that the serial port operates at 57600 baud and the processor operates at 8 MHz. Approximately how many processor cycles are consumed by the code snippet above?

```
Solution: If the transmit buffer is already empty when this code is sen, the condition in the while soop will be false the first time it is cheeked. In this situation, it will take a few number of CPU yeles to check the feag status and place the befte in the transmit buffer. Alternatively, if there is already a best in the transmit buffer immediately before the water is then the transmit buffer won't be empty to 138, 9 µs (= 8 bits / boundrate). During this time the processor will keep on the evaporating this undition in the while loop builty this it will take;

= 1/57(con) / 80000000 = 1112 processor yells wastefally.
```

(c) To receive a byte over the serial port, a programmer might use the following code snippet to implement a readByte() function:

```
uint8_t readByte() {
  while(!(UCSROA & 0x80));
    return UDRO;
}
```

What will happen if readByte() is called and there is no incoming byte over the serial interface?

```
Solution: The program will wait for ead Byte () to extrum, indefinely.
```

(d) We say that a call to an I/O function is *blocking* if it blocks the calling program from continuing until the communication has finished. (Look up "Asynchronous I/O" on Wikipedia for more details.) Is a call to readByte() blocking? Why might this be problematic in some cases? Can you implement a non-blocking version of readByte()?

```
Solution:
```

```
A cast to read byte() is blocking. The calling program won't proceed until a byte now been succived. Unless, the program will be struck forever.

To implement a non-blocking secience will be to part an entra argument by represent, and not its value to indicate succipt of a byte.

wints-t readbyte (vints-t * see ) {

if (! (vcskoh & ox80)) {

**re = 0;

**re = 0;

**re = 1;

**re = 0;

**re = 1;

**re = 1;

**re = 1;

**re = 1;

**re = 0;

**re = 1;

**re = 0;

**re = 1;

**re = 1
```

The calling program can check in "rec" to know where must the byte was received. In case not, the program can breach to another task.

In interrept driver I/O, a signal is generated on certain I/O event , so that the processor doesn't need to poer.

- (e) On this microcontroller, the baud rate is set by writing the value $UBRR = {}_{16} {}_{B} {}_{des} {}_{des} = 1$ to a UBRR register, where f_{osc} is the oscillator frequency in Hz and B_{des} is the desired baud rate in bits per second. The achieved baud rate is then $B_{ach} = \frac{f_{osc}}{16(UBRR+1)}$ (See page 172-173 of the ATmega128 reference manual for more details.) Because we can only write integer values to the register, not all baud rates can be achieved exactly.
 - What is the closest we can get to 57600 baud (i.e., what is B_{ach}) if f_{osc} is 8 MHz? (Assume U2X is 0.)
 - What value should be written to the UBRR register to achieve this baud rate?
 - What is the percent error in this case, calculated as $\left(\frac{B_{ach}}{B_{des}} 1\right) \times 100\%$?

```
Solution:

VBRR = \frac{8 \times 10^{6}}{16 \times 571600} - 1 = 7.68, can be approximated to 8.

For acrimed bandrate, Bach = \frac{8 \times 10^{6}}{16 \cdot (8+1)} \approx 57555

For percentage event = \left(\frac{55555}{77600} - 1\right) \times 160 = -3.557.
```

(f) Suppose the other communication partner is an ATmega128 using $f_{osc} = 2$ MHz. (Assume U2X is 0.) What will its B_{ach} be if it tries to operate at 57600 baud? What will be the total error between the pair, and is it less than the maximum error recommended in Table 75 of the ATmega128 reference manual (page 186)?

```
Solution:


UBRR = 2×10<sup>6</sup> -1 = 1.17, rounding to the nearst integer = 1.

Achieved bound rate Back = 2×10<sup>6</sup> = (2500)

Percentage error: from $7100 = (2500-1) ×100 = 8.57. I indicating too feet from $7100 = (2500-1) ×100 = 12.57. I bound rate.

This device is operating 8.59. faster than it is supposed to, and 12.59. faster than the communication partner. The total error is definitely higher than the man. error ended in table 75.
```

- 2. Assume you have four (slave) devices connected to a (master) microcontroller over a shared I2C bus that uses standard (7-bit) addressing and is running at 400 kHz (most I2C devices can communicate at 100 kHz or 400 kHz).
 - (a) Draw a connection diagram for this configuration. What is the total number of wires?




(b) Suppose the microcontroller reads one data byte from each of the four devices sequentially. (This is similar to the single-byte read shown on page 33 of the lecture slides, but instead of a stop at the end, there is a repeated start condition followed by a different slave address.) What is the data transfer rate in (data) bits per second from $each\ device$? (In other words, over some long interval of time T, how many bytes can slave S_1 transmit?)

Solution:

We call each single beyte read an I2C read transaction. Each manaching involves approximately the following:

a start signal. a slowe addless twent but t acknowledgement (9 bits). A register addless tacknowledgement (9 bits). A repeated start signal. A shave addless the the destroyed the transcribing about the part of the transcribing the each but the substance of the each but had from slowe. That about to bits with a duration of 1/400000 search each, for a total of 100 per manachin. Indee were policy for durices in sequence, each device with open one beyte every the manaching (400 per durices in sequence, each device with open one beyte every the manaching (400 per a data rate of about 20 kb)s.

(c) Repeat parts (a) and (b) for the SPI equivalent of the same setup.



In SPI had transaction in volves, approximately, the following!

• a rigister address that but is sent to the slave (8 bits) • The slave uturns a data byte (8 bits), for a total of about 16 bits on the wire for each byte had from the slave. That's about 16 bits with a duration of 1/400000 seconds each, for a total of 40 per transactions. Since we are polling four devices in sequence, each durice will get to send one byte every four transactions (160 ps) for a data rate of about 50 kb/s.