

In class, we talked about memory mapped I/O. In memory mapped I/O, peripherals are accessed by writing to certain addresses in memory, using the same instructions as for other memory access.

As embedded systems engineers, you may not always have the luxury of accessing GPIO peripherals using well-documented, mature libraries for popular microcontrollers. You may be asked to design a new embedded system, to write firmware libraries for accessing GPIO on a new embedded system, or to use poorly documented in-house libraries for accessing GPIO. The aim of this homework, therefore, is to help you gain a deeper understanding of how memory mapped I/O works so that you will be capable not only of using GPIO libraries, but also writing and documenting them.

1. Please refer to the Cortex M-4 Technical Reference Manual and the STM32F4 Discovery Reference Manual (attached to this HW) to answer this question.

- (a) Section 3.4 in the Cortex M-4 Technical Reference Manual defines the memory map for this processor. What range of memory addresses is reserved for use by peripherals?

0x40000000 - 0x60000000

- (b) Section 2.3 of the STM32F4 Discovery Reference Manual further defines the memory used by each individual peripheral. The GPIO peripherals are listed by port (GPIOA, GPIOB, GPIOC, GPIOD, etc.). What is the address range used by the GPIOD port?

0x40020000 - 0x40020FFF

- (c) On the STM32F4 Discovery board, each GPIO pin gets some dedicated configuration and data registers. These are described in Section 8, and especially Section 8.4, of the STM32F4 Discovery Technical Reference Manual. Please answer these questions for the following registers: MODER, OTYPER, OSPEEDR, PUPDR, IDR, ODR, and BSRR. For the BSRR register, you should further subdivide into BSRR\_L (BSRR low, used for bit set) and BSRR\_H (BSRR high, used for bit reset).

- The functionality of the register; what is it used for (in one sentence)?
- How much memory is used by this register for the entire port (typically 32 bits - 4 bytes - or 16 bits - 2 bytes)? How much memory is used for each individual pin (typically 2 bits or 1 bit)?
- What is the address offset of this register? The address offset, together with the port address, tells us exactly where in memory the register is located. For example, if the address offset of a register is 0x02 and the port uses the memory range 0x40022800 - 0x40022BFF, then the register is at address 0x40022800 + 0x02 = 0x40022802.

**Solution:****MODER**

- These bits, written by software are to configure I/O direction mode.
- Entire port (0-31 bits) i.e. 32 bits, Individual pin - 2 bits ( $MODER[y:0]$ )
- Address offset : 0x00

**OTYPER**

- These bits are written by software to configure the output type of I/O.
- Entire port (0-31 bits) but 16-31 reserved, i.e. 32 bits, Individual pin - 2 bits ( $OTYPER[y:0]$  ( $y=0-15$ ))
- Address offset : 0x04

**OSPEEDR**

- These bits are written by the software to configure the I/O output speed.
- Entire port (0-31 bits) i.e. 32 bits, Individual pin - 2 bits ( $OSPEEDR[y:0]$  ( $y=0-15$ ))
- Address offset : 0x08

**PUPDR**

- These bits are written by software to configure I/O pull up/pull down resistor.
- Entire port (0-31 bits) i.e. 32 bits, Individual pin - 2 bits ( $PUPDR[y:0]$  ( $y=0-15$ ))
- Address offset : 0x0C

**IDR**

- These bits are read only and contain the input value of corresponding I/O port.
- Entire port (0-31 bits, 16-31 are reserved) i.e. 32 bits Individual pin - 1 bit ( $IDR[y]$  ( $y=0-15$ ))
- Address offset : 0x10

**ODR**

- These bits are read/write for software (write port output data)
- Entire port (0-31 bits, 16-31 reserved), i.e. 32 bits, Individual pin - 2 bits ( $ODR[y]$  ( $y=0-15$ ))
- Address offset : 0x14

**BSRRL**

- These bits are write only. 0: no action on ODR x bit, 1: sets corresponding ODR bit.
- This port (0-15 bits) i.e. 16 bits, Individual pin - 1 bit ( $BSRRL[y]$  ( $y=0-15$ ))
- Address offset : 0x18

**BSRRH**

- These bits are write only. 0: no action on ODR x bit, 1: Resets the corresponding ODR bit
- This port (0-15 bits) i.e. 16 bits, Individual pin - 1 bit ( $BSRRH[y]$  ( $y=0-15$ ))
- Address offset : 0x1A

2. This is a continuation of the previous question. Now that we know exactly where in memory each register is located, we can write C code to access these memory locations.

When you define a structure in C, the memory for elements of the structure will be laid out in the same order in which you defined them. Given that the registers are located sequentially in memory, we can use a structure in C to map registers to human readable names.

- (a) We will use a `GPIO_TypeDef` struct to map memory for GPIO registers to human readable names. Here's a template, showing the struct definition and also how we define `GPIO` using the struct:

```
typedef struct
{
    ...
} GPIO_TypeDef;
```

```
#define GPIO_BASE    (0xAAAAAAA) // insert correct memory address here
#define GPIO         ((GPIO_TypeDef *) GPIO_BASE)
```

Inside the typedef, we will add a line for each register that defines its total size for the entire port (32 bits - `uint32_t` - or 16 bits - `uint16_t`), its name, and a comment giving its functionality. In order to make sure the struct element is located at the correct memory offset, we need to make sure to define them *in order*. We will also define each element as `volatile`, to signal to the compiler that they may be modified outside of our code (e.g., by peripherals) and shouldn't be optimized away.

For example, the `MODER` register occupies 32 bits, and is located at an address offset of `0x00` (see 8.4.1 of the Technical Reference Manual). So we have to define it as the first element of the structure, and as a `uint32_t`. After adding `MODER`, our typedef would look like this:

```
typedef struct
{
    volatile uint32_t MODER;    // set port mode, e.g. input, output
    ...
} GPIO_TypeDef;
```

```
#define GPIO_BASE    (0xAAAAAAA) // insert correct memory address here
#define GPIO         ((GPIO_TypeDef *) GPIO_BASE)
```

and we would be able to access the `GPIO` `MODER` register as `GPIO->MODER`.

- (b) Please fill out the following C template. Add an element to the structure for each of: `MODER`, `OTYPER`, `OSPEEDR`, `PUPDR`, `IDR`, `ODR`, `BSRRL`, and `BSRRH`. Also, set the correct value for the `GPIO_BASE` address based on your answer to question 1(b).

#### Solution:

```
typedef struct
{
    volatile uint32_t MODER;
    volatile uint32_t OTYPER;
    volatile uint32_t OSPEEDR;
    volatile uint32_t PUPDR;
    volatile uint32_t IDR;
    volatile uint32_t ODR;
    volatile uint16_t BSRRL;
    volatile uint16_t BSRRH;
} GPIO_TypeDef;

#define GPIO_BASE    (0x40020C00)
#define GPIO         ((GPIO_TypeDef *) GPIO_BASE)
```

Note that the elements *must* be defined in the right order and be the right sizes so that they will be located at the right memory location (based on the offset defined in the datasheet).

For example, given the definition above:

- The struct begins at the memory location defined with `GPIO_BASE`, `0x40020C00`.
- The first element in the struct is at that memory location + `0x00` offset. So when we write to `GPIO->MODER`, we are writing to the memory location `0x40020C00`.
- The second element in the struct (`OTYPER`) is at `0x40020C00` + the additional bytes used by the `MODER` register. Since `MODER` is defined to use 32 bits (4 bytes), `OTYPER` will be at `0x40020C00 + 0x04` offset = `0x40020C04`
- The third element in the struct (`PUPDR`) is at `0x40020C00` + the additional bytes used by the previous elements, the `MODER` and `OTYPER` registers. Since `MODER` and `OTYPER` are both defined to use 32 bits (4 bytes), 8 bytes total, `PUPDR` will be at `0x40020C00 + 0x08` offset = `0x40020C08`
- Following a similar procedure, you can see that all of the struct elements will be located at the correct memory addresses. (Note that some elements are defined as 16 bits).

If you look in `stm32f4xx.h` you'll see a similar struct definition. So now we've learned how to write a basic GPIO peripheral driver, using just the datasheet for reference.

- (c) Which element(s) of the struct do you think you might declare as a `volatile const` instead of just a `volatile`? Why?

IDR can be declared as a volatile const. since it is an input port and we don't want the user to try to update it.

- (d) Do we need to use `malloc()` in C to allocate memory for GPIO? Why or why not?

No, we do not need to use `malloc()` to allocate memory for GPIO. `malloc` is used to allocate memory dynamically on the heap. We are using memory in the peripherals address range. We don't want memory on the heap / in SRAM. We explicitly define our pointers to use the correct memory addresses.

- (e) Please answer these questions for the following registers: `MODER`, `OTYPER`, `OSPEEDR`, `PUPDR`, `IDR`, `ODR`, `BSRRL`, and `BSRRH`:

- For all registers except `IDR`, write a line of C code that assigns the value '1' to this register for pin 3 of the GPIO port, without affecting the values set for any other pins. For examples, see pages 12 and 14 of the lecture slides on peripherals.
- For all registers except `IDR`, write a line of C code that assigns the value '1' to this register for *all* pins on the GPIO port.
- What does setting a value of '1' do on this register?

**Solution:** To set values only for pin 3:

# To set the value of 01 in a 2 bit register, we have to clear the bits and then set the bit on the right to 1.

# MODER has 2 bits/pin  
 $\text{GPIO} \rightarrow \text{MODER} \&= \sim(3 \ll 6);$   
 $\text{GPIO} \rightarrow \text{MODER} |= 1 \ll 6;$

# OTYPER has 1 bit/pin  
 $\text{GPIO} \rightarrow \text{OTYPER} |= 1 \ll 3;$

# OSPEEDR has 2 bits/pin  
 $\text{GPIO} \rightarrow \text{OSPEEDR} \&= \sim(3 \ll 6);$   
 $\text{GPIO} \rightarrow \text{OSPEEDR} |= 1 \ll 6;$

# PUPDR has 2 bits/pin  
 $\text{GPIO} \rightarrow \text{PUPDR} \&= \sim(3 \ll 6);$   
 $\text{GPIO} \rightarrow \text{PUPDR} |= 1 \ll 6;$

# ODR has 1 bit/pin  
 $\text{GPIO} \rightarrow \text{ODR} |= 1 \ll 3;$

# BSRR\_L and BSRR\_H have 1 bit/pin  
 $\text{GPIO} \rightarrow \text{BSRR}_L |= 1 \ll 3;$   
 $\text{GPIO} \rightarrow \text{BSRR}_H |= 1 \ll 3;$

To set values for all pins:

$\text{GPIO} \rightarrow \text{MODER} |= 0 \times 55555555;$   
 $\text{GPIO} \rightarrow \text{OTYPER} |= 0 \times \text{FFFF};$   
 $\text{GPIO} \rightarrow \text{OSPEEDR} |= 0 \times 55555555;$   
 $\text{GPIO} \rightarrow \text{PUPDR} |= 0 \times 55555555;$   
 $\text{GPIO} \rightarrow \text{ODR} |= 0 \times \text{FFFF};$   
 $\text{GPIO} \rightarrow \text{BSRR}_L |= 0 \times \text{FFFF};$   
 $\text{GPIO} \rightarrow \text{BSRR}_H |= 0 \times \text{FFFF};$

If we set these to 1, following happens:

MODER: Sets pin(s) to general purpose output mode.

OTYPER: Sets output pins to open drain type.

OSPEEDR: Sets speed to medium speed.

PUPDR: Sets a pull up resistor on pin(s).

ODR: writes a high value to output pins.

BSRRL: Sets a value of 1 on output pins.

BSRRH: Resets (sets a value of 0) on output pins.