Project Multiplier dan Block Memory BRAM

Erwin Setiawan

Created: 8 Nov 2018, Revision 1: 29 Nov 2022


Daftar Isi

I.	Simulasi Block Memory	2
II.	Implementasi Block Memory	11
III.	Pembuatan IP Core Multiplier	27
V.	Pembuatan IP Core Control Register	40
V.	Implementasi Keseluruhan Sistem	50


I. Simulasi Block Memory

Pada tutorial ini, akan dilakukan simulasi RTL dari IP Block Memory Generator.


- 1. Buat project baru dari **File**→**New Project**.
- 2. Masukan **Project name** dan **Project location**.
- 3. Pilih RTL Project dan enable Do not specify sources at this time.




- 4. Pada **Flow Navigator**, pilih menu **Create Block Design** untuk membuat block design dengan nama default **design_1**.
- 5. Untuk menambahkan IP block dapat dilakukan dari tab **Diagram**, button **Add IP**.




6. Pilih IP **Block Memory Generator**. Datasheet IP ini dapat didownload dari: https://www.xilinx.com/support/documentation/ip documentation/blk mem gen/v8 3/pg058-blk-mem-gen.pdf




- 7. Double-click IP **Block Memory Generator** untuk melakukan konfigurasi.
- 8. Pada tab Basic, ubah Memory Type menjadi True Dual Port RAM.




9. Right-click pada port **BRAM_PORTA** dan **BRAM_PORTB**, kemudian pilih **Create Interface Port**. Langkah ini berfungsi untuk membuat port agar dapat diakses dari top module.




10. Buat wrapper HDL dari block design_1 dengan cara **right-click pada design_1** kemudian pilih **Create HDL Wrapper**.




11. Pilih **Let Vivado manage wrapper and auto-update**, dengan pilihan ini, maka wrapper **design_1_wrapper.v** akan diupdate secara otomatis.




12. Generate code HDL dari block design_1 dengan cara **right-click pada design_1** kemudian pilih **Generate Output Products**. Pilih options **Global**. Generate Output Product <u>HARUS</u> dilakukan setiap kali melakukan perbahan pada block design.






13. Pada **Flow Navigator**, pilih menu **Add Sources**, kemudian pada dialog Add Sources pilih **Add or create simulation sources**. Lagkah ini bertujuan untuk membuat file testbench untuk simulasi design_1_wrapper.v.



14. Click button **Create File**, untuk membuat file testbench dengan nama **design_1_wrapper_tb**. File ini dapat berada pada folder **Simulation Sources**, double-click untuk membuka file.



15. Buat testbench sebagai berikut:


```
`timescale 1ns / 1ps

module design_1_wrapper_tb();
   localparam T = 10;
```


```
reg [31:0]BRAM PORTA addr;
reg BRAM PORTA clk;
reg [31:0]BRAM PORTA din;
wire [31:0]BRAM PORTA dout;
reg BRAM PORTA en;
reg BRAM PORTA rst;
reg [3:0]BRAM PORTA we;
reg [31:0]BRAM PORTB addr;
reg BRAM PORTB clk;
reg [31:0]BRAM PORTB din;
wire [31:0]BRAM PORTB dout;
reg BRAM PORTB en;
reg BRAM PORTB rst;
reg [3:0]BRAM PORTB we;
integer i;
design 1 wrapper uut
    .BRAM PORTA addr (BRAM PORTA addr),
    .BRAM PORTA clk (BRAM PORTA clk),
    .BRAM PORTA din (BRAM PORTA din),
    .BRAM PORTA dout (BRAM PORTA dout),
    .BRAM_PORTA_en (BRAM PORTA en),
    .BRAM_PORTA_rst(BRAM PORTA rst),
    .BRAM PORTA we (BRAM PORTA we),
    .BRAM PORTB addr (BRAM PORTB addr),
    .BRAM PORTB clk (BRAM PORTB clk),
    .BRAM PORTB din (BRAM PORTB din),
    .BRAM PORTB dout (BRAM PORTB dout),
    .BRAM PORTB en (BRAM PORTB en),
    .BRAM PORTB rst (BRAM PORTB rst),
    .BRAM PORTB we (BRAM PORTB we)
);
always
begin
    // Clock
    BRAM PORTA clk = 0;
    BRAM PORTB clk = 0;
    \#(T/2);
    BRAM PORTA clk = 1;
    BRAM PORTB clk = 1;
    \#(T/2);
end
initial
begin
    // Init
    BRAM PORTA addr = 0;
    BRAM PORTA din = 0;
    BRAM PORTA en = 1;
    BRAM PORTA we = 0;
    BRAM PORTB addr = 0;
    BRAM PORTB din = 0;
    BRAM PORTB en = 1;
    BRAM PORTB we = 0;
```

```
// Reset
        BRAM_PORTA_rst = 1;
        BRAM PORTB rst = 1;
        \#(T*5);
        BRAM PORTA rst = 0;
        BRAM_PORTB_rst = 0;
        #(T*5);
        // Write port A
        BRAM_PORTA_we = 4'hf;
        for (i = 0; i < 32; i = i+4)
        begin
            BRAM PORTA addr = i;
            BRAM PORTA din = i;
            #T;
        end
        BRAM PORTA we = 0;
        #T;
        // Read port B
        for (i = 0; i < 32; i = i+4)
        begin
            BRAM PORTB addr = i;
            #T;
        end
        #T;
    end
endmodule
```


16. Pada **Flow Navigator**, pilih menu **Simulation Settings**, pastikan file testbench yang digunakan yaitu **design_1_wrapper_tb.**



17. Pada Flow Navigator, pilih menu Run Simulation untuk menjalankan simulasi.




18. Melihat isi block memory pada simulasi yaitu pada **Scopes**, pilih **\native_mem_mapped_module** kemudian cari **Objects** yang bernama **memory**.




II. Implementasi Block Memory

Pada tutorial ini akan dilakukan integrasi antara IP Block memory Generator dengan ZYNQ7000. Integrasi ini membutuhkan IP AXI BRAM Controller yang berfungsi sebagai interface AXI4 dari Block Memory ke processor ARM.


- 1. Pada project yang sama, buatlah block design baru **design_2**, dari menu **Flow Navigator**, **Create Block Design**.
- 2. Tambahkan IP pada block design:
 - 1x ZYNQ7 Processing System
 - 2x AXI BRAM Controller
 - 2x Block Memory Generator




3. **Double-click** block **ZYNQ7 Processing System** untuk melakukan konfigurasi. Pada tutorial ini dibutuhkan UART1 untuk debug data pada memory. Aktifkan UART1 pada **Peripheral I/O Pins.**



4. **Double-click** kedua block **BRAM Controller**, untuk mengubah interface menjadi 1 port.





- 5. **Double-click** kedua block **Block Memory Generator**, kemudian ubah **Memory Type** menjadi **True Dual Port RAM**.
- 6. Click **Run Block Automation** untuk membuat port yang menghubungkan ZYNQ7 dengan memory DDR dan FIXED IO.




7. Click **Run Connection Automation** untuk menghubungkan ZYNQ7 dengan AXI BRAM Controller melalui bus AXI4.

Cancel







8. Hubungkan **BRAM_PORTA** dari **Block Memory Generator** ke **AXI BRAM Controller** seperti pada gambar di bawah ini:



9. Ukuran memory dapat diubah pada tab **Address Editor** dengan mengubah **range**. Lakukan **Validate Design** setelah merubah range.







Range akan menentukan size/depth dari BRAM seperti berikut ini:

- Range 4K = Depth 2048 x 32 bit*
- Range 8K = Depth 2048 x 32 bit
- Range 16K = Depth 4096 x 32 bit
- Range 32K = Depth 8192 x 32 bit
- Range 128K = Depth 32768 x 32 bit


10. Buat **HDL wrapper** dan **generate output product** dari **design_2**.




^{*}range 4K menghasilkan depth yang sama dengan 8K yaitu 2048. Not sure why.




11. Sebelum melakukan Synthesis, **design_2_wrapper** harus diset mejadi top module yang akan disintesis dengan cara **right-click**, kemudian pilih **Set as Top**.




- 12. Pada Flow Navigator, pilih menu Run Synthesis.
- 13. Setelah synthesis selesai, pilih **Run Implementation**.




14. Setelah implementation selesai, pilih **Generate Bitstream**.




15. Export file bitstream dengan cara pilih menu **File→Export→Export Hardware**, kemudian aktifkan **Include bitstream**.




16. Pilih menu **File**→**Launch SDK.**



- 17. Pada SDK pilih menu **File→New→Application Project.**
- 18. Masukan project name.



19. Click Next, pilih template Hello World, kemudian Finish.



20. Buka file **helloworld.c**, kemudian buat program untuk membaca memory.

#include <sleep.h>

```
SDK C/C++ - project_1/src/helloworld.c - Xilinx SDK
    File Edit Navigate Search Project Run Xilinx Tools Window Help
    Project Explorer 🛭 🖹 🔽 🔻 🔻 🗆 🗆
                                            system.hdf
                                                       system.mss 🖟 helloworld.c 🛭
                                                 * bootrom/bsp configures it to baud rate 115200
     > # design_2_wrapper_hw_platform_0


✓ 

    project_1


      > 👸 Includes
                                                 * | UART TYPE BAUD RATE
       🗸 🗁 src
         > c helloworld.c
                                                 * uartns550 9600
         > h platform_config.h
                                                    uartlite Configurable only in HW design
         > c platform.c
                                                    ps7_uart 115200 (configured by bootrom/bsr
         > In platform.h
           🛐 lscript.ld
           Xilinx.spec
                                                #include <stdio.h>
     > 🏨 project_1_bsp
                                                #include "platform.h"
                                                #include "xil printf.h"
#include <stdio.h>
#include <stdint.h>
```


```
#define MEM INP BASE 0x40000000 // Sesuaikan dengan address editor di Vivado
#define MEM OUT BASE 0x42000000 // Sesuaikan dengan address editor di Vivado
uint32 t *meminp p, *memout p;
int main()
   while (1)
        // *** Initialize pointer ***
        meminp p = (uint32 t *)MEM INP BASE;
        memout p = (uint32 t *)MEM OUT BASE;
        // *** Write to block memory input ***
        for (int i = 0; i \le 15; i++)
            *(meminp p+i) = i;
        // *** Read from block memory input ***
        printf("Block Memory Input: ");
        for (int i = 0; i \le 15; i++)
            printf("%d, ", (unsigned int)*(meminp p+i));
        // *** Write to block memory output ***
        for (int i = 0; i <= 15; i++)</pre>
            *(memout p+i) = 15-i;
        // *** Read from block memory output ***
        printf("\nBlock Memory Output: ");
        for (int i = 0; i \le 15; i++)
            printf("%d, ", (unsigned int)*(memout p+i));
        printf("\n\n");
        sleep(1);
    }
    return 0;
```

21. Build project dengan cara right-click pada project folder, kemudian pilih Build Project.




22. Program FPGA dengan cara pilih menu Xilinx Tools→Program FPGA.







23. Buka **SDK terminal** untuk melihat log akses memory, pilih **COM Port** yang sesuai.




24. Pilih menu Run, Run configurations. Double click Xilinx C/C++ application (GDB).



25. Setelah double click, maka akan otomatis terbuat setting bernama **project_1 Debug**.




26. Atur konfigurasi dengan melakukan **un-check Run ps7_init** dan **Run ps7_post_config**, kemudian **Apply**.




27. Run program dengan klik tombol Run.

28. Pada **SDK terminal**, data pada memory akan ditampilkan.




29. Gunakan tombol **stop** untuk menghentikan program sebelum mengupload program baru. Catatan: tombol stop akan otomatis berhenti (tidak bisa di-klik) jika pada progam C tidak membuat loop while(1).



III. Pembuatan IP Core Multiplier

Pada bagian ini akan dibuat IP core multiplier. IP ini dapat membaca data input dari memory input, kemudian menulis hasil perkaliannya ke memori output. Block diagram IP multiplier ditunjukan pada gambar berikut ini.




Input dan output data terhubung ke memory input dan output. Port gain berfungsi sebagai konstanta pengali dari multiplier tersebut, sehingga


$$output(n) = input(n) * gain$$

Number of input merupakan jumlah data input yang akan diproses oleh multiplier. Sinyal start berfungsi untuk memulai proses perkalian oleh IP multiplier. Sinyal done berfungsi untuk memberi tahu processor bahwa proses multiplication telah selesai dan output sudah berada di memory output.


1. Pada Flow Navigator, pilih menu Add Sources, kemudian pilih Add or create design sources.



2. Buat file Verilog baru dengan click button Create File, kemudian beri nama file multiplier.



3. Buka file multiplier.v kemudian tambahkan code Verilog berikut ini.




```
`timescale 1ns / 1ps
module multiplier
        // *** Clock and reset ***
        input wire clk,
        input wire rst n,
        output wire rst,
        // *** RAM input ***
        output wire [31:0] rd addr,
        input wire [31:0] rd data,
        // *** RAM output ***
        output wire [31:0] wr addr,
        output wire [31:0] wr data,
        output wire [3:0] wr en,
        // *** Control signal ***
        input wire [9:0] num of inp,
        input wire [7:0] gain,
        input wire start,
        output wire done
    );
    localparam [1:0] S IDLE = 4'h0,
                     S READ = 4'h1,
                     S WRITE = 4'h2,
                     S DONE = 4'h3;
    reg [1:0] cs, ns;
    reg [31:0] rd addr cv, rd addr nv;
    reg [31:0] wr addr cv, wr addr nv;
    reg [31:0] wr data cv, wr data nv;
    reg [3:0] wr en cv, wr en nv;
    reg done cv, done nv;
    // *** Register ***
    always @(posedge clk)
   begin
        if (!rst n)
        begin
            cs <= S IDLE;
            rd addr cv <= 0;
```


```
wr addr cv <= 0;
        wr data cv <= 0;
        wr en cv <= 0;
        done cv \leftarrow 0;
    end
    else
    begin
         _cs <= _ns;
        rd addr cv <= rd addr nv;
        wr_addr_cv <= wr_addr_nv;</pre>
        wr_data_cv <= wr_data_nv;</pre>
        wr en cv <= wr en nv;
        done cv <= done nv;
    end
end
// *** Next state and data path ***
always @(*)
begin
     ns = cs;
    rd addr nv = rd addr cv;
    wr addr nv = wr addr cv;
    wr data nv = wr data cv;
    wr en nv = wr en cv;
    done nv = done cv;
    case ( cs)
        S_IDLE:
        begin
            if (start)
            begin
                 if (num of inp == 0)
                 begin
                     _ns = S_DONE;
                 end
                 else
                 begin
                     done nv = 0;
                     rd addr nv = 0;
                      ns = S READ;
                 end
            end
        end
        S READ:
        begin
            rd_addr_nv = rd_addr_cv + 4;
            wr data nv = rd data * gain;
            wr en nv = 4'hf;
             ns = S_WRITE;
        end
        S WRITE:
        begin
            wr addr nv = wr addr cv + 4;
            wr en nv = 4'h0;
            if (rd addr cv == num of inp)
            begin
                 _ns = S_DONE;
```

```
else
                begin
                _ns = S_READ;
end
            end
            S DONE:
            begin
                rd addr nv = 0;
                wr_addr_nv = 0;
                done_nv = 1;
                 ns = S IDLE;
            end
        endcase
    end
   // *** Output ***
   assign rst = ~rst n;
   assign rd addr = rd addr cv;
   assign wr addr = wr addr cv;
   assign wr data = wr data cv;
   assign wr en = wr en cv;
   assign done = done cv;
endmodule
```


- 4. Save file tersebut, kemudian buat block design baru dengan nama **design_3**. Pada design ini kita akan mensimulasikan memory input, memory output, dan multiplier.
- 5. Pada block design tambahkan dua Block Memory Generator, dengan mode BRAM Controller dan tipe true dual port RAM.




6. **Right-click** pada block design, kemudian pilih menu **Add Module**. Menu ini berfungsi untuk menambahkan file Verilog multiplier yang telah dibuat.




7. Pilih file multiplier.v.



8. Pada setiap port berikut ini: **clk, rst_n, num_of_inp, gain, start, done**, right-click kemudian pilih **Create Port**. Hal ini berfungsi untuk membuat port yang akan dihubungkan ke file testbench.




9. Hubungkan pin **clk** ke **clka** dan **clkb** dari kedua memory seperti pada gambar berikut ini. Kemudian hubungkan pin **rst** dari IP multiplier ke **rsta** dan **rstb** dari kedua memory. Sistem ZYNQ menggunakan reset **active-low** sedangkan memory menggunakan **active-high**.




10. Hubungkan port address dan data input/output dari IP multiplier ke block memoru input dan output sesuai tabel berikut ini.

Multiplier	Memory Input	Memory Output
rd_addr	addrb	-
rd_data	doutb	-
wr_addr	-	addra
wr_data	-	dina
wr_en	-	wea



11. **Add IP**, tambahkan IP **Constant**, kemudian hubungkan ke **enb memory input** dan **ena memory output**.




- 12. Buat HDL wrapper kemudian generate output product.
- 13. Buat file testbench design_3_wrapper_tb sebagai berikut.

```
`timescale 1ns / 1ps
module design_3_wrapper_tb();
    localparam T = 8;
    reg [31:0]BRAM PORTA addr;
    reg [31:0]BRAM PORTA din;
    wire [31:0]BRAM PORTA dout;
    reg BRAM PORTA en;
    reg [3:0]BRAM PORTA we;
    reg [31:0]BRAM PORTB addr;
    reg [31:0]BRAM PORTB din;
    wire [31:0]BRAM PORTB dout;
    reg BRAM PORTB en;
    reg [3:0]BRAM PORTB we;
    reg clk;
    wire done;
    reg [7:0]gain;
    reg [9:0]num_of_inp;
    reg rst_n;
```


```
reg start;
integer i;
design_3 wrapper uut
    .BRAM PORTA addr (BRAM PORTA addr),
    .BRAM PORTA din (BRAM PORTA din),
    .BRAM_PORTA_dout(BRAM PORTA dout),
    .BRAM_PORTA_en(BRAM_PORTA_en),
    .BRAM_PORTA_we(BRAM_PORTA_we),
    .BRAM PORTB addr (BRAM PORTB addr),
    .BRAM PORTB din (BRAM PORTB din),
    .BRAM PORTB dout (BRAM PORTB dout),
    .BRAM PORTB en (BRAM PORTB en),
    .BRAM PORTB we (BRAM PORTB we),
    .clk(clk),
    .done (done),
    .gain(gain),
    .num of inp(num of inp),
    .rst n(rst n),
    .start(start)
);
always
begin
    // *** Clock ***
    clk = 0;
    \#(T/2);
    clk = 1;
    \#(T/2);
end
initial
begin
    // *** Init ***
    BRAM PORTA addr = 0;
    BRAM PORTA din = 0;
    BRAM PORTA en = 1;
    BRAM PORTA we = 0;
    BRAM PORTB addr = 0;
    BRAM PORTB din = 0;
    BRAM PORTB en = 1;
    BRAM PORTB we = 0;
    gain = 0;
    num of inp = 0;
    start = 0;
    // *** Reset ***
    rst n = 0;
    \#(T^{*}5);
    rst n = 1;
    \#(T*5);
    // ### 1 ###
    // *** Configuration ***
    gain = 5;
```

```
num of inp = 10*4;
        // *** Write input ***
        BRAM_PORTA_we = 1;
        for (i = 0; i < 10*4; i = i+4)
        begin
            BRAM PORTA addr = i;
            BRAM PORTA din = i+4;
            #T;
        end
        BRAM_PORTA_we = 0;
        \#(T*10);
        // *** Start ***
        start = 1;
        #T;
        start = 0;
        // Wait until process is done
        #(T*50);
        // *** Read output ***
        for (i = 0; i < 10*4; i = i+4)
        begin
            BRAM PORTB addr = i;
            #T;
        end
        #(T*10);
    end
endmodule
```


14. Ubah top module pada **Simulation Settings** menjadi **design_3_wrapper_tb**. kemudian **Run Simulation**.



15. Tambahkan sinyal yang diinginkan dengan cara **right-click** kemudian pilih **Add to Wave Window.**




16. Jika tidak ada error, maka hasilnya seperti pada gambar berikut ini.



IV. Pembuatan IP Core Control Register

Pada design_3, sinyal gain, num_of_input, start, dan done dinkontrol melalui testbench. Pada design ini kita akan membuat control register seperti pada block diagram berikut ini.



Control register akan dihubungkan ke bus AXI4-Lite sehingga dapat diakses processor. Sehingga software dapat memprogram gain, num_of_input serta mengontrol IP multiplier dengan sinyal start dan done. Memory map dari control register ditampilkan pada tabel berikut ini.

Offset Address	Bit	Fungsi	Tipe
0x0	0-9	Number of Input	R/W
	10	Start	R/W
	11	Done	R
0x4	0-7	Gain	R/W

- 1. Pada Flow Navigator, pilih menu Add Sources, kemudian pilih Add or create design sources.
- 2. Buat file Verilog baru dengan click button **Create File**, kemudian beri nama file **axi_control**.

```
timescale 1ns / 1ps
module axi control
    #(
        C ADDR WIDTH
                          = 32,
        C DATA WIDTH
                          = 32
    )
        // *** Clock and reset signals ***
        input wire
                                             aclk,
        input wire
                                             aresetn,
        // *** AXI4-lite slave signals ***
        output wire
                                             s_axi_awready,
        input wire [C ADDR WIDTH-1:0]
                                             s_axi_awaddr,
                                             s axi awvalid,
        input
               wire
```


```
output wire
                                           s axi wready,
       input wire [C DATA WIDTH-1:0]
                                           s axi wdata,
       input wire [C DATA WIDTH/8-1:0]
                                           s axi wstrb,
       input wire
                                           s_axi wvalid,
       input wire
                                           s axi bready,
       output wire [1:0]
                                           s axi bresp,
                                           s axi bvalid,
       output wire
       output wire
                                           s axi arready,
       input wire [C ADDR WIDTH-1:0]
                                           s axi araddr,
       input wire
                                           s_axi_arvalid,
       input wire
                                           s_axi_rready,
       output wire [C DATA WIDTH-1:0]
                                           s axi rdata,
       output wire [1:0]
                                           s axi rresp,
                                           s axi rvalid,
       output wire
       // *** Control signals ***
       output wire [9:0]
                                           num of inp,
       output wire [7:0]
                                           gain,
       output wire
                                           start,
       input wire
                                           done
   );
   // *** Register map ***
   // 0x00: done[11] (R) | start[10] (R/W) | num of inp[9:0] (R/W)
   // 0x04: gain[7:0] (R/W)
   localparam C ADDR BITS = 4;
   // *** Address ***
   localparam C ADDR CTRL = 4'h00,
              C ADDR GAIN = 4'h04;
   // *** AXI write FSM ***
   localparam S WRIDLE = 2'd0,
              S WRDATA = 2'd1,
              S WRRESP = 2'd2;
   // *** AXI read FSM ***
   localparam S RDIDLE = 2'd0,
              S RDDATA = 2'd1;
   // *** AXI write ***
   reg [1:0] wstate cs, wstate ns;
   reg [C ADDR BITS-1:0] waddr;
   wire [31:0] wmask;
   wire aw hs, w hs;
   // *** AXI read ***
   reg [1:0] rstate cs, rstate ns;
   wire [C_ADDR_BITS-1:0] raddr;
   reg [31:0] rdata;
   wire ar hs;
   // *** Internal registers ***
   reg [9:0] num_of_inp_reg;
   reg start reg;
   reg done reg;
   reg [7:0] gain reg;
   // *** User signals ***
   // *** AXI write
*************
   assign s axi awready = (wstate cs == S WRIDLE);
   assign s axi wready = (wstate cs == S WRDATA);
```

```
assign s axi bresp = 2'b00;
                                 // OKAY
   assign s axi bvalid = (wstate cs == S WRRESP);
   assign wmask = {{8{s axi wstrb[3]}}, {8{s axi wstrb[2]}},
{8{s_axi_wstrb[1]}}, {8{s_axi_wstrb[0]}}};
   assign aw hs = s axi awvalid & s axi awready;
   assign w hs = s axi wvalid & s axi wready;
    // *** Write state register ***
   always @ (posedge aclk)
   begin
       if (!aresetn)
           wstate cs <= S WRIDLE;</pre>
           wstate cs <= wstate ns;</pre>
   end
    // *** Write state next ***
   always @(*)
   begin
       case (wstate cs)
           S WRIDLE:
                if (s axi awvalid)
                   wstate ns = S WRDATA;
                else
                   wstate ns = S WRIDLE;
            S WRDATA:
                if (s_axi_wvalid)
                   wstate ns = S WRRESP;
                else
                   wstate ns = S WRDATA;
           S WRRESP:
               if (s axi bready)
                   wstate ns = S WRIDLE;
                   wstate ns = S WRRESP;
           default:
               wstate ns = S WRIDLE;
       endcase
   end
   // *** Write address register ***
   always @ (posedge aclk)
   begin
       if (aw hs)
           waddr <= s axi awaddr[C ADDR BITS-1:0];</pre>
    end
   // *** AXI read
*****************
   assign s axi arready = (rstate cs == S RDIDLE);
   assign s_axi_rdata = rdata;
                                // OKAY
   assign s axi rresp = 2'b00;
   assign s axi rvalid = (rstate cs == S RDDATA);
   assign ar hs = s axi arvalid & s axi arready;
   assign raddr = s axi araddr[C ADDR BITS-1:0];
    // *** Read state register ***
```

```
always @(posedge aclk)
   begin
       if (!aresetn)
           rstate cs <= S RDIDLE;
           rstate cs <= rstate ns;
   end
   // *** Read state next ***
   always @(*)
   begin
       case (rstate cs)
           S RDIDLE:
                if (s axi arvalid)
                   rstate ns = S RDDATA;
                   rstate ns = S RDIDLE;
           S RDDATA:
                if (s axi rready)
                   rstate ns = S RDIDLE;
                else
                   rstate ns = S RDDATA;
           default:
                rstate_ns = S RDIDLE;
       endcase
   end
   // *** Read data register ***
   always @ (posedge aclk)
   begin
       if (!aresetn)
           rdata <= 0;
       else if (ar hs)
           case (raddr)
                C ADDR CTRL:
                   rdata <= {done req, start req, num of inp req[9:0]};
                C ADDR GAIN:
                   rdata <= gain reg[7:0];</pre>
           endcase
   end
   // *** Internal registers
           **********
   // *** num_of_inp_reg[9:0], start_reg ***
   always @ (posedge aclk)
   begin
       if (!aresetn)
       begin
           start reg <= 0;
           num of inp reg[9:0] \leftarrow= 0;
       end
       else if (w hs && waddr == C ADDR CTRL)
       begin
           if (s axi wdata[10] == 1)
                start reg <= 1;
           num of inp reg[9:0] \le (s axi wdata[31:0] & wmask)
(num of inp reg[9:0] & ~wmask);
```

```
end
       else
       begin
           start reg <= 0;
       end
    end
   // *** gain reg[7:0] ***
   always @(posedge aclk)
   begin
       if (!aresetn)
           gain reg[7:0] <= 0;
       else if (w hs && waddr == C ADDR GAIN)
           gain reg[7:0] \leftarrow (s axi wdata[31:0] & wmask) | (gain <math>reg[7:0] &
~wmask);
   end
   // *** done reg ***
   always @ (posedge aclk)
   begin
       if (!aresetn)
           done reg <= 0;
       else
           done reg <= done;
   end
   // *** Instantiation
************
   assign num of inp = num of inp reg;
   assign gain = gain reg;
   assign start = start reg;
endmodule
```

- 3. Buat block design baru dengan nama **design_4**.
- 4. Copy block design_3 dengan cara CTRL+A lalu CTRL+C, kemudian CTRL-V pada design_4.
- 5. Tambahkan module axi_control dengan cara right-click kemudian pilih Add Module.
- 6. Right-click pada port s_axi dari axi_control kemudian pilih Create Interface Port.
- 7. Hubungkan aclk dan aresetn ke clk dan rst_n.
- 8. Delete port **gain**, **num_of_input**, **start**, dan **done** dari IP multiplier, kemudian hubungkan port tersebut dengan port pada IP axi_control, sehingga hasil akhirnya seperti pada gambar berikut ini.



- 9. Buat **HDL** wrapper kemudian generate output product.
- 10. Buat file testbench **design_4_wrapper_tb** sebagai berikut.

```
timescale 1ns / 1ps
module design 4 wrapper tb();
    localparam T = 8;
    // *** Multiplier ***
    reg [31:0]BRAM PORTA addr;
    reg [31:0]BRAM PORTA din;
    wire [31:0] BRAM PORTA dout;
    reg BRAM PORTA en;
    reg [3:0]BRAM PORTA we;
    reg [31:0]BRAM PORTB addr;
    reg [31:0]BRAM PORTB din;
    wire [31:0]BRAM PORTB dout;
    reg BRAM PORTB en;
    reg [3:0]BRAM PORTB we;
    reg clk;
    reg rst n;
    // *** AXI control ***
    wire s_axi_arready;
    reg [31:0] s axi araddr;
    reg s axi arvalid;
    wire s axi awready;
    reg [31:0] s axi awaddr;
    reg s axi awvalid;
```


```
reg s axi bready;
wire [1:0] s axi bresp;
wire s axi bvalid;
reg s axi rready;
wire [31:0] s axi rdata;
wire [1:0] s axi rresp;
wire s axi rvalid;
wire s axi wready;
reg [31:0] s axi wdata;
reg [3:0] s_axi_wstrb;
reg s axi wvalid;
integer i;
design 4 wrapper uut
    .BRAM PORTA addr (BRAM PORTA addr),
    .BRAM PORTA din (BRAM PORTA din),
    .BRAM PORTA dout (BRAM PORTA dout),
    .BRAM PORTA en (BRAM PORTA en),
    .BRAM PORTA we (BRAM PORTA we),
    .BRAM PORTB addr (BRAM PORTB addr),
    .BRAM PORTB din (BRAM PORTB din),
    .BRAM_PORTB_dout(BRAM_PORTB_dout),
    .BRAM PORTB en (BRAM PORTB en),
    .BRAM PORTB we (BRAM PORTB we),
    .clk(clk),
    .rst n(rst n),
    .s axi araddr(s axi araddr),
    .s axi arready(s axi arready),
    .s axi arvalid(s axi arvalid),
    .s axi awaddr(s axi awaddr),
    .s axi awready(s axi awready),
    .s axi awvalid(s axi awvalid),
    .s axi bready(s axi bready),
    .s axi bresp(s axi bresp),
    .s axi bvalid(s axi bvalid),
    .s axi rdata(s axi rdata),
    .s axi rready(s axi rready),
    .s axi rresp(s axi rresp),
    .s_axi_rvalid(s_axi rvalid),
    .s axi wdata(s axi wdata),
    .s axi wready(s axi wready),
    .s_axi_wstrb(s_axi_wstrb),
    .s axi wvalid(s axi wvalid)
);
always
begin
    // *** Clock ***
    clk = 0;
    \#(T/2);
    clk = 1;
    \#(T/2);
end
initial
```

```
begin
    // *** Init ***
    BRAM PORTA addr = 0;
    BRAM PORTA din = 0;
    BRAM PORTA en = 1;
    BRAM PORTA we = 0;
    BRAM PORTB addr = 0;
    BRAM PORTB din = 0;
    BRAM PORTB en = 1;
    BRAM_PORTB_we = 0;
    s_axi_awaddr = 0;
    s axi awvalid = 0;
    s axi wstrb = 0;
    s axi wdata = 0;
    s axi wvalid = 0;
    s axi bready = 1;
    s axi araddr = 0;
    s_axi_arvalid = 0;
    s axi rready = 1;
    // *** Reset ***
    rst n = 0;
    \#(T*5);
    rst n = 1;
    \#(T*5);
    // ### 1 ###
    BRAM PORTA we = 1;
    for (i = 0; i < 32; i = i+4)
    begin
        BRAM PORTA addr = i;
        BRAM PORTA din = i+4;
        #T;
    end
    BRAM PORTA we = 0;
    \#(T*10);
    // *** Configuration and start ***
    axi control write(4'h4, 8'd25);
    axi control write (4'h0, 12'h420);
    // Wait until process is done
    \#(T*50);
    axi control read(4'h0);
    // *** Read output ***
    for (i = 0; i < 32; i = i+4)
    begin
        BRAM PORTB addr = i;
    end
    #(T*10);
    // ### 2 ###
    BRAM PORTA we = 1;
    for (i = 0; i < 32; i = i+4)
    begin
        BRAM PORTA addr = i;
        BRAM PORTA din = i+4;
        #T;
```

```
end
    BRAM PORTA we = 0;
    #(T*10);
    // *** Configuration and start ***
    axi control write(4'h4, 8'd10);
    axi control write (4'h0, 12'h420);
    // Wait until process is done
    \#(T*50);
    axi control read(4'h0);
    // *** Read output ***
    for (i = 0; i < 32; i = i+4)
    begin
        BRAM PORTB addr = i;
    end
    \#(T*10);
    // ### 3 ###
    BRAM PORTA we = 1;
    for (i = 0; i < 8; i = i+4)
    begin
        BRAM PORTA addr = i;
        BRAM PORTA din = i+4;
        #T;
    end
    BRAM PORTA we = 0;
    \#(T*10);
    // *** Configuration and start ***
    axi control write(4'h4, 8'd5);
    axi_control_write(4'h0, 12'h408);
    // Wait until process is done
    #(T*50);
    axi control read(4'h0);
    // *** Read output ***
    for (i = 0; i < 8; i = i+4)
    begin
        BRAM PORTB addr = i;
    end
    \#(T*10);
    // ### 4 ###
    // *** Configuration and start ***
    axi_control_write(4'h4, 8'd3);
    axi control write(4'h0, 12'h400);
    // Wait until process is done
    \#(T*50);
    axi_control_read(4'h0);
end
task axi control write;
    input [31:0] awaddr;
    input [31:0] wdata;
    begin
        // *** Write address ***
        s axi awaddr = awaddr;
        s axi awvalid = 1;
```


```
#T;
            s axi awvalid = 0;
            // *** Write data ***
            s axi wdata = wdata;
            s axi wstrb = 4'hf;
            s axi wvalid = 1;
            #T;
            s axi wvalid = 0;
        end
    endtask
    task axi control read;
        input [31:0] araddr;
        begin
            // *** Read address ***
            s axi araddr = araddr;
            s axi arvalid = 1;
            #T;
            s axi arvalid = 0;
            #T;
        end
    endtask
endmodule
```

- 11. Ubah top module pada **Simulation Settings** menjadi **design_4_wrapper_tb**. kemudian **Run Simulation**.
- 12. Jika tidak ada error, maka hasilnya seperti pada gambar berikut ini. Ada tiga kali proses multiplication.




V. Implementasi Keseluruhan Sistem

Pada design ini akan dilakukan implementasi keseluruhan sistem. Blok pada design_4 akan diintegrasikan dengan ZYNQ system seperti pada block diagram berikut ini.




IP AXI Control dan BRAM memory terhubung ke processor melalui bus AXI4. Pada PS juga UART1 diaktifkan untuk melakukan debug. UART terhubung ke processor melalui bus AHB dan APB dengan AHB-to-APB bridge. Bus AHB, APB, dan AHB-to-APB bridge merupakan bagian dari PS dan sudah ada, kita hanya perlu mengaktifkan UART1 nya saja.


- 1. Buat block design baru dengan nama **design_5**.
- 2. Buat block design seperti pada gambar berikut ini. Bagian memory, multiplier, dan axi_control dapat dicopy dari **design_4**. **Delete** port **BRAM_PORTA**, **BRAM_PORTB**, **s_axi**, **clk**, dan **rst_n**, karena akan dihubungkan ke system ZYNQ.




- 3. Tambahkan block **ZYNQ7 Processing System**, aktifkan **UART1**, kemudian **Run Block Automation**.
- 4. **Run Connection Automation** untuk menghubungkan s_axi, aclk, dan aresetn dari AXI Control ke ZYNQ7 melalui AXI Interconnect.




5. Add IP AXI BRAM Controller, kemudian ubah Number of BRAM interfaces menjadi 1.




6. Hubungkan BRAM_PORTA dari axi_bram_ctrl_0 ke BRAM_PORTA dari blk_mem_gen_0 (memory input), kemudian BRAM_PORTA dari axi_bram_ctrl_1 ke BRAM_PORTB dari blk_mem_gen_1 (memory output).




7. **Run Connection Automation** untuk menghubungkan ZYNQ7 dengan AXI BRAM Controller.



8. Pada **Address Editor**, ubah **range** menjadi **8K** untuk semua BRAM (axi_bram_ctrl_0, axi_bram_ctrl_1) dan 4K untuk AXI control (axi_control_0), kemudian ubah **Offset Address** sesuai dengan gambar berikut ini.



- 9. Buat **HDL** wrapper kemudian generate output product.
- 10. Ubah design_5_wrapper menjadi top module.



- 11. Run Synthesis, Run Implementaton, dan Generate Bitstream.
- 12. Export Hardware, kemudian Launch SDK.
- 13. Pada SDK, **buat project baru** dengan template helloworld.
- 14. Tambahkan code C berikut ini.

```
#include <stdio.h>
#include <stdint.h>


#define MEM_INP_BASE 0x40000000
#define MEM_OUT_BASE 0x42000000
#define CTRL_BASE 0x60000000
#define NUM_OF_INPUT 8

uint32_t *meminp_p, *memout_p, *ctrl_p;

int main()
{
    while (1)
    {
        // *** Initialize pointer ***
        meminp p = (uint32 t *) MEM INP BASE;
```

```
memout p = (uint32 t *)MEM OUT BASE;
    ctrl p = (uint32 t *)CTRL BASE;
    // Write gain
    *(ctrl p+1) = 10;
    // *** Write input ***
    printf("\nInput: ");
    for (int i = 0; i < NUM OF INPUT; i++)</pre>
        *(meminp_p+i) = i+1;
        printf("%d, ", (unsigned int)*(meminp_p+i));
    // Write number of input and set start bit
    *(ctrl p+0) = (1 << 10) | NUM OF INPUT*4;
    // Polling until process is done
   while (!(*(ctrl p+0) & (1 << 11)));</pre>
    // *** Read from block memory output ***
   printf("\nOutput: ");
    for (int i = 0; i < NUM OF INPUT; <math>i++)
        printf("%d, ", (unsigned int)*(memout p+i));
    printf("\n");
    sleep(1);
}
return 0;
```

- 15. Build project.
- 16. Program FPGA dengan design_5_wrapper.bit.



17. Program CPU.

18. Jika tidak ada error, maka hasil akhirnya seperti gambar berikut ini.

