Modul 6

Pemrograman Lanjutan PS

1. Tujuan

- a. Membuat IP core berbasis AXI4-Lite pada PL.
- b. Membuat program untuk mengakses IP core.

2. Materi

a. AXI4 Bus

Advanced eXtensible Interface, atau AXI, merupakan bagian dari ARM's AMBA. Bus ini digunakan untuk menhubungkan antara IP core pada System-on-Chip.

3. Tutorial

Link video tutorial:

- https://youtu.be/swgq-ZWZQfg

Pada tutorial ini, kita akan melakukan beberapa hal sebagai berikut:

- Membuat modul multiplier pada PL.
- Membuat interface AXI-Lite untuk mengendalikan multiplier.
- Membuat program untuk mengendalikan multiplier dari PS.

Membuat modul multiplier, interface AXI-Lite, dan program PS.

1. Buat project baru pada Vivado, kemudian buat source baru untuk modul **multiplier.v**.

```
timescale lns / lps

module multiplier
    (
        input wire [31:0] a,
        input wire [31:0] b,
        output wire [31:0] c
    );

assign c = a * b;
endmodule
```

2. Buatlah kode Verilog untuk interface AXI-Lite axi lite.v.

```
timescale 1ns / 1ps
module axi lite
  (
      // ### Clock and reset signals
input wire
                    aclk,
      input wire
                    aresetn,
      // ### AXI4-lite slave signals
// *** Write address signals ***
      output wire
                     s axi awready,
      input wire [31:0] s axi awaddr,
      input wire s axi awvalid,
      // *** Write data signals ***
      output wire s axi wready,
      input wire [31:0] s axi wdata,
      input wire [3:0] s_axi_wstrb,
      input wire s axi wvalid,
      // *** Write response signals ***
      input wire s axi bready,
      output wire [1:0] s_axi_bresp,
      // *** Read address signals ***
      output wire s axi arready,
      input wire [31:0] s axi araddr,
      // *** Read data signals ***
      input wire s axi rready,
      output wire [31:0] s axi rdata,
      output wire [1:0] s axi rresp,
      output wire
                    s axi rvalid
      // ### User signals
);
   // ### Register map
localparam C ADDR BITS = 8;
   // *** Address ***
   localparam C ADDR REG0 = 8'h00,
           C ADDR REG1 = 8'h04,
           C ADDR REG2 = 8'h08,
           C ADDR REG3 = 8'h0c;
   // *** AXI write FSM ***
   localparam S WRIDLE = 2'd0,
           S WRDATA = 2'd1,
           S WRRESP = 2'd2;
   // *** AXI read FSM ***
   localparam S RDIDLE = 2'd0,
           S RDDATA = 2'd1;
   // *** AXI write ***
   reg [1:0] wstate cs, wstate ns;
   reg [C ADDR BITS-1:0] waddr;
```


```
wire [31:0] wmask;
   wire aw hs, w hs;
   // *** AXI read ***
   reg [1:0] rstate cs, rstate ns;
   wire [C ADDR BITS-1:0] raddr;
   reg [31:0] rdata;
   wire ar hs;
   // *** Registers ***
   reg [31:0] reg0;
   reg [31:0] reg1;
   reg [31:0] reg2;
   reg [31:0] reg3;
   wire [31:0] c w;
   // ### AXI write
assign s axi awready = (wstate cs == S WRIDLE);
   assign s axi wready = (wstate cs == S WRDATA);
   assign s axi bresp = 2'b00;
                                 // OKAY
   assign s axi bvalid = (wstate cs == S WRRESP);
   assign wmask = {{8{s axi wstrb[3]}}, {8{s axi wstrb[2]}},
{8{s axi wstrb[1]}}, {8{s axi wstrb[0]}}};
   assign aw hs = s axi awvalid & s axi awready;
   assign w hs = s axi wvalid & s axi wready;
   // *** Write state register ***
   always @ (posedge aclk)
   begin
       if (!aresetn)
           wstate cs <= S WRIDLE;</pre>
       else
           wstate cs <= wstate ns;</pre>
   end
   // *** Write state next ***
   always @(*)
   begin
       case (wstate cs)
           S WRIDLE:
               if (s axi awvalid)
                   wstate ns = S WRDATA;
               else
                   wstate ns = S WRIDLE;
           S WRDATA:
               if (s axi wvalid)
                   wstate ns = S WRRESP;
               else
                   wstate_ns = S_WRDATA;
           S WRRESP:
               if (s axi bready)
                   wstate ns = S WRIDLE;
               else
                   wstate ns = S WRRESP;
           default:
               wstate ns = S WRIDLE;
       endcase
   end
```

```
// *** Write address register ***
   always @(posedge aclk)
   begin
       if (aw hs)
           waddr <= s axi awaddr[C ADDR BITS-1:0];</pre>
   end
   // ### AXI read
assign s axi arready = (rstate cs == S RDIDLE);
   assign s axi rdata = rdata;
   assign s axi rresp = 2'b00;
                                 // OKAY
   assign s_axi_rvalid = (rstate cs == S RDDATA);
   assign ar hs = s axi arvalid & s axi arready;
   assign raddr = s axi araddr[C ADDR BITS-1:0];
   // *** Read state register ***
   always @ (posedge aclk)
   begin
       if (!aresetn)
           rstate cs <= S RDIDLE;</pre>
       else
           rstate cs <= rstate ns;
   end
   // *** Read state next ***
   always @(*)
   begin
       case (rstate cs)
           S RDIDLE:
               if (s axi arvalid)
                   rstate ns = S RDDATA;
               else
                   rstate ns = S RDIDLE;
           S RDDATA:
               if (s axi rready)
                   rstate ns = S RDIDLE;
               else
                   rstate ns = S RDDATA;
           default:
               rstate ns = S RDIDLE;
       endcase
   end
   // *** Read data register ***
   always @ (posedge aclk)
   begin
       if (!aresetn)
           rdata <= 0;
       else if (ar hs)
           case (raddr)
               C ADDR REG0:
                   rdata <= reg0[31:0];
               C ADDR REG1:
                   rdata <= reg1[31:0];
               C ADDR REG2:
```

```
rdata <= c w[31:0];
               C ADDR REG3:
                   rdata <= reg3[31:0];
           endcase
   end
   // ### Registers
always @ (posedge aclk)
   begin
       if (!aresetn)
       begin
           reg0[31:0] \le 0;
           reg1[31:0] <= 0;
           reg2[31:0] <= 0;
           reg3[31:0] <= 0;
       end
       else if (w hs && waddr == C ADDR REG0)
           reg0[31:0] \leftarrow (s axi wdata[31:0] & wmask) | (reg0[31:0] &
~wmask);
       end
       else if (w hs && waddr == C ADDR REG1)
       begin
           reg1[31:0] \leftarrow (s axi wdata[31:0] & wmask) | (reg1[31:0] &
~wmask);
       end
       else if (w hs && waddr == C ADDR REG2)
       begin
           reg2[31:0] \leftarrow (s_axi_wdata[31:0] & wmask) | (reg2[31:0] &
~wmask);
       end
       else if (w hs && waddr == C ADDR REG3)
       begin
           reg3[31:0] \leftarrow (s axi wdata[31:0] & wmask) | (reg3[31:0] &
~wmask);
       end
   end
   multiplier multiplier 0
    (
        .a(reg0),
        .b(reg1),
       .C(C_W)
   );
endmodule
```


- 3. Buat block design, dan tambahkan IP **ZYNQ7 Processing System** (detail step-by-step seperti pada modul 5).
- 4. Aktifkan UART1 seperti gambar di bawah ini.

Enable UART1:




5. Run Bloc pada modul	k Automation untuk mengl 5).	hubungkan DDR dai	1 fixed IO (detail step-by-	-step seperti
6. Klik kana	ı pada block design kemudi	an pilih Add Modu	le, pilih axi_lite module.	
	nection Automation untuk pada modul 5).	menghubungkan IP	axi_lite dengan PS (detai	l step-by-

8. Hasil akhir seperti gambar berikut ini.



- 9. Buat **HDL wrapper**, kemudian **generate output products** (detail step-by-step seperti pada modul 5).
- 10. Run synthesis, implementation, dan generate bitstream.
- 11. Export hardware, kemudian launch SDK.
- 12. Buat project baru pada SDK dengan template helloworld, kemudian buat kode seperti ini:



13. Build project, kemudian upload bitsream dan elf file ke board. Hasil akhir seperti ini.

