

## Current Program Status Register (CPSR) :-

→ Stores the ~~result~~ of the status of the result of a particular operation.

→  $Z \rightarrow 0$       { Status bits available for  
Carry and Overflow and Negative }  
 $V \rightarrow 0$       { Various possible results .  
 $N \rightarrow 1$  }  
 Carry bit is used for unsigned data and Overflow is checked when operated on signed data. The Status Register changes its value for every instruction executed.

## Data Instructions :-


Arithmetic :- ADD, ADC (add with Carry), SBC, SBC (Subtract with Carry), RSB (Reverse Subtract), RSC (Reverse Subtract with Carry), MUL, MLA (multiply and accumulate)

Logical Instructions :- AND, ORR, EOR (Exclusive OR), BIC (Bit Clear).  
ANDNOT.

Comparison :- CMP (Subtract and Compare) } CMN (Negated compare).  
 $\rightarrow z_1 - z_2 = z_1 + \bar{z}_2$ .  
 → they change flags.  
 TET (Bitwise Test)  
 $\rightarrow z_1 \wedge z_2$ .  
 CMN }  
 $\rightarrow z_1 \oplus z_2$ .  
 TEQ (Bitwise negated Test)  
 $\rightarrow z_1 \oplus \bar{z}_2$ .

10/11/2017

## Shift and Rotate Instructions.



Eg:- Shift 1101 2 times.

1101 shifted twice to Left is  
 $0000 \rightarrow$  Logical & Arithmetic Left.  
 $0011 \rightarrow$  Logical Right.

LSL - Logical Shift Left . ASR Arithmetic Shift Right .

RSR - Logical Shift Right ASL Arithmetic Shift Left .

Shift ins. can be applied to the second Operand .

Eg :- ADD R0, R1, R2 LSL #2 (#2 means 2 shifts).

Logical Instructions

Negative - Nonmeaning; zero - Result is all zeroes.

Carry - After shift 1 was left in the Carry flag .

Overflow - No meaning.

Eg :- ADD R0, R1, R2 (Shift left  $\rightarrow * \text{ by } 2^n$ )  
LSR R2 (Shift right  $\rightarrow * \text{ by } 2^{-n}$ ).

↓  
Shift the contents of R2, R2 times to the Right .

ASL  $\equiv$  LSL .

ASR replaces 0's if the value is +ve . ASR inserts 1's if the value is negative .

Rotate Right (RRR):

LSB becomes MSB and each shift the MSB becomes MSB .

Rotate Right extended with C :-

Similar to ROR .

Move Instructions :-

MOV, MVN (Move with Negation) .

One's complement of the operand is moved .

Load and Store

LDR - Load Register . Eg :- LDRH, LDRB .

STR - Store into Register Eg :- STRH, STRB .

Both are half word store instructions .

Register Indirect Addressing mode :-

Eg :- LDR R0, [R1, -R2]

The address is R1 - R2 .

Indirect addressing .

The given value is an address  
using which value has to be  
fetched

## Pseudo-Ops

Eg:- ADR r1, FOO, location ox100 is given the name FOO.

An address can be given a user-specified name. That name can be used to load the address into operations.

$$\underline{C} : -x = (a+b) - c$$

operands must be brought to registers one of the operands

or 10011 . Cannot be a memory location.

$$x = (a \ll 2) | (b \gg 15);$$

ADR r4, a;

LDR r0, [r4];

ALU r0, r0 LSL2;

ADR r4, b

LDR r1, [r4];

AND r1, r1, #15;

ORR r1, r0, r1;

ADR r4, r2;

STR r1, [r4];

### Assembler:-

ADR r4, a.

LDR r0, [r4]

ADR r4, b.

LDR r1, [r4]

### H.W.

$$y = a * (b + c + d)$$

ARM conversion

ADR r4, b.

LDR r0, [r4]

ADR r4, c

LDR r1, [r4].

ADR r4, d

LDR r2, [r4]

ADD r3, r0, r1,

LDR r0, [r3]

ADD r3, r0, r2

LDR r1, [r3]

ADR r4, a.

ADR r2, [r4]

MUL r0, r1, r2.

ADR r4, [r0]

STR r0, [r4]

ADD  
2  
Times

Addressing modes refer to the way in which the operand for an instruction is specified.

Base plus offset addressing:-

Eg:- LDR r0 [r1, #1b];

r1 is the base, the immediate value is the offset.

When the offset is immediate, it may have value upto 4096.  $\Rightarrow$  only 12 bits are used for specifying immediate operand's value maximum as  $4096 = 2^{12}$ .  
(r1 isn't updated with the new address).

### Auto Indexing


$!$   $\rightarrow$  indicates indexing. Points to a certain value in a range of memory location. Increments the base with immediate operand first and uses the new address value. Eg:- LDR R0, [R1, #16];

### Post Indexing :-

Eg:- LDR R0, [R1], #16;

fetches the location and then calculates offset.

### ARM flow of control



Syntax :-  $B \xleftarrow[\text{Condition}]{\text{address}} \text{label?}$ .

PC-relative are  $B \xleftarrow[\text{label?}]{\text{Target}}$

Branches. The branch specifies the offset from the current PC value of the branch target. The offset is in words, but because the ARM is byte addressable, we multiply by 4 ( $8 \times 8L$  by 2) to form a byte address.

Eg:- B #100; (#100 is added to current PC value)

## Conditional Branching:-

EQ - equals zero } Labels / Condition  
 NE - ≠ 0 . }

If ( $a \geq b$ ) {  $x = 5$ ;  $y = c + d$ ; } else  $x = c - d$ ;

:-  
 ADR R4, a;  
 LDR R0, [R4];  
 ADD R4, b;  
 LDR R1, [R4];  
 CMP R0, R1;  
 BE fblock;

### true block

MOV R0, R0, #5;  
 ADR R4, x  
 STR R0, [R4];  
 ADR R4, c;  
 LDR R3, [R4];  
 ADR R4, d;  
 LDR R5, [R4];  
 ADD R3, R3, R5;  
 ADR R4, y;  
 STR R3, [R4];

### false block

ADR R4, c  
 LDR R0, [R4];  
 ADR R4, d;  
 LDR R1, [R4];  
 SUB R0, R0, R1;  
 ADR R4, x;  
 STR R0, [R4];

B after; (Branch around false block).

31/07/2017

switch (test); → C Statement

Switch table :-

→	Address of case 0
"	case 1
:	case 2

Eg:-  
 ADR  $R_2$ , test;  
 LDR  $R_0$ , [ $R_2$ ];  
 ADR  $R_1$ , switchtab;  
 ADR  $R_1$ , [ $R_1$ ],  $R_0$ , LSh #2]  
 switchtab DCD  $R_1$ ;

FIR filter :-

for ( $i=0$ ;  $f=0$ ;  $i < N$ ;  $i++$ )  
 $g = g + c[i] * x[i];$

q1-  
 MOV  $R_0$ , #0;  
 MOV  $R_8$ , #0;  
 ADR  $R_2$ , N;  
 LDR  $R_1$ , [ $R_2$ ];  
 MOV  $R_2$ , #0;

looping ↗ Incrementing.  
 ↙ Decrementing.

Ass. 2  
 $(i=0; i < 20; i++)$   
 $\{(x[i] = a[i] * b[i])\}$

i) for( $i=0; i < 10; i++$ )  
 { $for(g=0; f < 10; i++)$   
 $\{z[i] = a[i] * f\} + b[i]\}$

iii) ARM code for

$g(a-y-3)$

$\{a = b - c; a = 0 \text{ if } \\ \text{else } \\ y = 0; d = e + f \text{ if } y \neq 0\}$

ii) C assignments  
 $z = a + b$   
 $g = (e - d) + (e - f)$   
 $z = a * (b + c) - d * e$

Branch & Link

Used in cases of Subroutines.

q2 BL foo → Direct transfer  
 BL <cond> Sub-routine-label  
 ↳ Based on a Condition.

While Branching to add  
 of the next instruction must be  
 saved. This is done using  
 $R14 \rightarrow$  Link Register.

Nested functions & Recursive functions

We use a stack to keep track  
 of the function calls.

## Activation Record

Entire stack frame that is pushed. contains return values parameters and the Register Contents.


## Procedure Linkage :-

Conventions that are passed in and out of procedures.

14/07/2017

## Programming Input & Output

- The Interface between the CPU and I/O devices is a set of registers.
- CPU communicates the data via the registers.



Data Registers :- Stores the data.

Status Registers :- Purely Read only and CPU reads the status of execution.

RS232 UART :- (Universal asynchronous receiver Transmitter).

- Provides Serial Communication.
- These days a larger chip is used.
- Used for transmission accordingly.

+W :- Comm.  
of I/O devices


## Serial Communication

- Data transmission happens with a linear flow.

Parameters :- Baud (bit) rate.

- Number of bits / character .
- Parity .
- Length of stop bit (1, 1.5, 2 bits) .

## Data flow :-



## I/O programming :-

- Mapped I/O
- Memory-mapped I/O
- I/O-mapped I/O. → Specially mapped addresses.
- Special instruction I/O.
- Intel x86 architecture (.in, .out) .

x86 provides a separate space for I/O.

OUT - sending data to Control Register.

IN - Sending data out of Control Register.

## Memory Mapped I/O :-

- Normal Read & Write Instructions.
- Address space is shared between I/O devices and memory.
- In architecture, it is given by LOAD and STORE.

## ARM memory-mapped I/O

- Define a location for the device .
- The Read/Write code.
- Object code is not created for pseudo operations.

## High level languages

- Peek() and Poke()
- Peek is used for reading a memory location .
- Poke is used for writing into a memory location .

seek returns a value and takes in location. poke takes in location and the value to be stored.

### Data transfer

- I/O devices are slower than CPU.
- To check the status of the device.
  - Polling (busy-wait)
  - Interrupt.


Polling :- Processor is in a loop and checks if device is free or not. The method is very inefficient.

### Interrupt I/O:-

- Signals raised by device to the CPU.
- The program Counter's value is changed to point on ISR.
- The last address value is stored.

07/2017

- ⇒ Busy/Wait is very inefficient.
- Interrupts allow a device to change the flow of control in the CPU.



### Interrupt Behaviours

- Based on subroutine call mechanism.
- Interrupt forces the subroutine call to be the next instruction.

## Interface :-

- CPU and device enter a handshake.
- Acknowledges the time when the interrupt can be handled.
- Device asserts interrupt Request.
- An interrupt has to be fully handled before another one can be handled.
- PC is set to the beginning of the Interrupt Service Routine.

Vectors  
—  
→ v

Priorities :- Determines the order of precedence for interrupt based on priority.

Vectors :- allows the interrupting device to specify a handler.

## Changing Priority

- Connect a device to a different location by hardware modification.

AR  
—

Masking :- Interrupt with priority lower than current priority is not recognized until pending interrupt is complete.

001  
—

## Non-Maskable Interrupts

highest priority, never masked.

Eg :- During Power failure.

When several devices have the same priority we use an OR gate to take in all their interrupts.

## Vectorized Interrupts

- Vectors provide flexibility.
  - a) The ability to define the interrupt handler that should receive a service request for a device.

## Interrupt Sequence

- Request
- Acknowledge
- Request sent
- Index to table
- Address of the handler.
- Called
- Restored.

## Adv.

- Handler depends on Vector Number.
- Arbitrary relations between devices & handler.

## Overhead

- Execution.
- Mechanism.
- Pipeline penalties
- Cache penalties.

## ARM7 Interrupts

- Fast Interrupt
- Interrupt Requests.




10/2/2017

12 Jolotkoy

UNIT - 2

## MICROCONTROLLERS AND EMBEDDED PROCESSORS

### Microprocessor



### Microcontroller

CPU	RAM	ROM
I/O	Timer	Serial com port

### F Application Development

#### Microprocessor

- Costlier & bulkier.
- Reduced cost, space power.
- Versatile features.

#### Microcontroller

#### Embedded Systems

- Made for one task only

#### Criteria for a Microcontroller

- Cost
- Memory capacity.
- Peripherals.
- Power consumption.
- Speed.
- Ease with which they can be upgraded.

#### Manufacturers

- Intel
- Atmel
- Phillips
- AMD.

#### 8051 Microcontroller :-

- 1 → Intel manufactured it.
- 2 → 4 I/O ports, 1 serial port.
- 3 → 128 bytes of RAM.
- 4 → 6 Interrupt sources.

The variants of the 8051 are 8052 and 8031.


#### Register set of 8051

Registers are used to store info temporarily.

## Register Set

Eg:- MOV  
destination, source

A
B
R <sub>0</sub>
R <sub>1</sub>
R <sub>2</sub>
R <sub>3</sub>
R <sub>4</sub>
R <sub>5</sub>
R <sub>6</sub>
R <sub>7</sub>



#0F7H .


↳ Indicates F is a hex Number.

ADD A, Source ; ADD is the source operand to the assembly language is of mnemonics.

ALP → ALSS [Directives/pseudops].

Once END is reached No more pseudops will be executed.

809 is kept at 0000 with regards to its PC value.



21/01/2017

SJmp → short jump.

24/01/2017

Assembler directives are not converted into machine code.

The DBX(Define data)

→ Reserve storage space

→ giving names to memory location.

label :- Name DB value.

Any value is internally stored as hexadecimal. The input types are decimal, binary, hexadecimal, ASCII. The converted hex values are suffixed H, B for hexa and binary.

ORG <value> → Starts the execution from this point.

A-65 ASCII ↳ decimal/Hexa.

A=97 ASCII

END statement is the last statement of the assembly language code.

EQU - equate label EQU <value>. Used for assigning a value or a constant. There is no specific space assigned so it differs from DB in this aspect.

Program Status Word / Flag Register :

→ 8 bit register (PSW).

→ 6 bits are only used.

The four conditions involved are CY (Carry), AC (auxiliary carry), Parity even (P), and OV (overflow). The two unused bits are userdefinable. PSW3 and PSW4 are designated as R50 and R51 and used to change the bank.

Out of the 128 bytes we call certain bytes and as register banks..

PSW <sub>3</sub> ↳ P <sub>3</sub> N <sub>4</sub>	RB <sub>0</sub>	Register can be called either by name or their address. The default Register bank is RB <sub>0</sub> . RB <sub>1</sub> serves the purpose of stack area.
0 0	RB <sub>0</sub>	
0 1	RB <sub>1</sub>	
1 0	RB <sub>2</sub>	
1 1	RB <sub>3</sub>	

Eg:-

00111000 (38) CY = 0 (No carry after D7)

① 00101111 (2f) AC = 1 (D8 to D4 carry)

01100111 (67H) P = 1 (odd no. of ones.)

② 10011100 (9C) CY = 1 (1 after D7).

01100100 (64) AC = 1 (D<sub>3</sub> to D4).

10000000 0 P = 0 (even no. of ones).

D (88+92)

1000	1000	cy = 1
1001	0011	AC = 0
<hr/>		
1	0001 1011	P = 0 (even no. of 1's).

### Split-up of RAM

00-1FH Register Banks & stacks 32 bytes.

20-2FH Bit addressable 16 bytes.  
read / write memory

30-7FH Read and write 80 bytes;  
storage / search pad

00-07 → Register Bank 0.  
08-0F → Register Bank 1.

Each Register Bank has  
8 Registers R0 - R7.  
Register Bank 0 is by  
default.

26/07/2017

### Stack

- It is a section of RAM.
- Used by the CPU to store information temporarily.
- Register used to access the stack is called the SP (stack pointer) register.
- When powered on, the default loaded value is 07.

### Push:

- Storing of a CPU register in the stack.
- Pushing data into the stack, SP is incremented by one.  
(increments SP 2 places the value).

Pop :-

→ Loading contents in stack into a register.

→ SP is decremented once.  
(Takes the value & decrements SP).

POSH AND POP should use address of Registers.

CALL :-

→ The stack is used to store the address of the next instruction.

Eg:- POSH <value>, POP <value>:

Do not use bit addressable area.

1) Show the contents of PSW after the execution of foll.

Instructions:-

MOV A, #0BEH

ADD A, #1BH.

2) Show the status of C, AC, P Flags after the '+' of add. and b4H

3) Use assembler directives to place DFCH, 0514H, 76H, 28D and the character string 'Sam' in consecutive memory locations beginning from location 50H.

Ans :-


ORG #50H.

DB #DFCH, #0514H, #76H, #28D → (Convert to binary  
in Memory map)

DB "Sam".

END.

50H	FC
51H	05
52H	76
53H	1C
54H	53
55H	A1
56H	4D.



1001 1100
0110 0100
0111 1000
0000 0000

C = 1  
AC = 1  
P = 0.

3) Write 8051 instructions to use register bank 3 and load value 05H into registers R<sub>0</sub> and R<sub>3</sub>.

Ans:-

SETB PSW.3  
SETB PSW.4 } Selects RB<sub>3</sub>.  
MOV R<sub>0</sub>, #05H  
MOV R<sub>3</sub>, #05H.

4) Write PUSH instructions to PUSH the contents of the registers on STACK after the execution of the foll. instructions.

Ans:- MOV SP, #4FH.

SETB PSW.3

MOV R<sub>0</sub>, #25H

OF → R<sub>7</sub>

OE → R<sub>6</sub>

OD → R<sub>5</sub>

OC → R<sub>4</sub>

OB → R<sub>3</sub>

OA → R<sub>2</sub>

09 → R<sub>1</sub>

08 → R<sub>0</sub>

MOV R<sub>1</sub>, #0CH.

MOV R<sub>1</sub>, #05H

MOV A, #0CEH.

PUSH OBH

PUSH 09H

PUSH OAH

PUSH OEOH

### Call Instructions

→ Call instruction is used to call subroutine.

→ Subroutines are often used to perform tasks that need to be performed frequently.

→ LCALL (Long Call).

→ 3 byte instruction.

→ First byte is the opcode.

→ Second and third bytes are used for address of a target Subroutine.

### SCALL (absolute call) :-

→ 2 byte instruction.

→ 11 bits are used for address within 2K byte range.

RET - marks the end of the subroutine.

→ The processor is notified regarding the end of execution.

NOP → Does not do any operations but some clock cycles are wasted.

Default stack pointer is at 07.

31/07/2017

1) The CPU requires a certain no. of CLK to execute an instruction. In 8051, these clock cycles are called as machine cycles. The length of the machine cycle depends on the frequency of the crystal oscillator. The frequency of the Crystal Oscillator connected to the 8051 family can vary from 4 MHz to 30 MHz. The original 8051, one machine cycle has last 12 oscillator periods. Therefore to calculate the machine cycle of 8051 we take  $\frac{1}{12}$ th of the crystal frequency and then take its inverse. The following has a different crystal frequency.

a) 11.0592 MHz.

b) 16 MHz.

c) 20 MHz.

Ans) a) Crystal frequency = 11.0592 MHz.

$$= \frac{11.0592 \times 10^6}{12} = 921.6 \text{ KHz.}$$

$$= \frac{1}{921.6 \text{ KHz}} = \frac{10^{-3}}{921.6} = 1.085 \mu\text{s.}$$

b) Crystal Frequency =  $\frac{16 \times 10^6}{12} = \frac{4}{3} \times 10^6 = \frac{3}{4} \times 10^6$   
 $= 0.75 \mu\text{s.}$

c) Crystal Frequency =  $\frac{16 \times 10^6}{12} = \frac{5}{3} \times 10^6 = \frac{3}{5} \times 10^6$   
 $= 0.6 \mu\text{s.}$

b) Find out how long it takes to execute each of the following statements for an 8051 of 11.0592 MHz.

	<u># of m/c Cycles</u>
MVN R <sub>3</sub> , #55	1
MOV R <sub>3</sub>	1
DJNZ R <sub>2</sub> , target	2
AJMP	2
SJMP	2
NOP	1
MUL AB	4

a)  $11.0592 = 1.085 \mu\text{s.}$

Multiply the delays with no. of cycles and sum it up.

Q:-	MOV R <sub>3</sub> , #280	1	↑	1
	NOP	1	250	250
	NOP	1	250	280
	NOP	1	250	280
	NOP	1	250	290
	DJNZ R <sub>3</sub> , H	2	280	800
	RET	1	1	2
				<u>1503</u>

e)  $1503 \times \text{Machine Delay} = 1503 \times 1.085 \times 10^{-6}$   
 $= 1630.755 \mu\text{s.}$

②	MOV R <sub>2</sub> , #200	1	1	1
A:	MOV R <sub>3</sub> , #280.	1	280	280
H:	NOP	2	{ }	50,000
	NOP	2	{ }	50,000
	DJNZ R <sub>3</sub> , H		200 × 250	1,00,000
	DJNZ R <sub>2</sub> , A.			400
	RET	2	1	2
				<u>217000 μs.</u>

e)  $217651 \mu\text{s.}$

c) Find the delay with the following program when the machine cycle period is 0.546 μs.

	MOV R <sub>2</sub> , #100	1	1	1
A:	MOV R <sub>3</sub> , #205	1	<del>205 × 100</del> 205	205
H:	DJNZ R <sub>3</sub> , H	2	205 × 100	20500
	DJNZ R <sub>2</sub> , A.	2	100	200
	RET	2	1	2
				<u>28096.0</u>
				<u>50.0256 μs.</u>

a) Write a prog to toggle all pins of port 2 continuous between the toggling with delay as 1s. Assume crystal frequency (XTAL) is 22 MHz.  
 (Find out the no. of noops).

21/08/2011

Max. amount of delay that can be got using a register pair (or) a single register.

single Register

```

    ; DELAY MOV R0 #FF11
    25 DJNZ R0, HERE
    1 RET
  
```

$$[\text{Frequency} = 11 \cdot \frac{22 \text{ MHz}}{92}]$$

$$\underline{\text{Register Pair}} = 1.085 \text{ ms.}$$

1	11 NOOV R0, #FF11
2	1 <sup>25</sup> MOV R1, #FFH : AGAIN
2	2 <sup>25</sup> HERE: DJNZ R1, HERE
2 (25)	2 <sup>25</sup> DJNZ R0, AGAIN
1	11 RET.

$$\Rightarrow \cancel{1110 + 2} = 513 \times 1.085 \times 10^{-6}$$

$$= 1113 \times 1.085 \times 10^{-6}$$

$$= 556.605 \times 10^{-6}$$

$$= 0.55 \text{ ms.}$$

$$\begin{aligned}
 &= 1 + 25 * (25)^2 + (25)^2 + 1 \\
 &= 0.145
 \end{aligned}$$

The delay can be increased by introducing an additional register and extra nesting.

### Addressing Modes

→ CPU can access data in various ways.

→ Immediate.

a) Source Operand is a constant.

b) Immediate data must be preceded with '#'

→ Register.

a) Registers hold the data to be manipulated.

→ Direct.

a) Register bank locations are accessed by register names.

→ Register indirect

→ Indexed.

Addressing modes specify where the data is present.  
Register, direct and Register Indirect are used for accessing the components in memory.

### Immediate Addressing Mode :-

- The operand must be prefaced with the pound sign, "H".
- The info can be loaded into 16-bit DPTR registers.
- The 16-bit register can be accessed as two 8-bit registers one being high byte DPH and the other being low byte DPL.

Value = 65535 (FFFFH) → Illegal and can't be stored.

EWI → designate a constant value to a label. and the immediately addressed.

Values can be sent to S051 Ports . DPTR stores the address locations and not the actual value.

### Register Addressing Mode:-

- Use registers to hold data to be manipulated.
- The source and destination registers must match in size.
- The movement of data between R<sub>n</sub> registers is not allowed.

Eg:- Invalid Statements.

MOV R7, DFL (Different size).

MOV R3, R4 (Data transfer between registers)

### Direct Addressing mode:

- The RAM locations from 20 to 7FH are used.
- There is no # sign with the operand.

00 → 07 → Register banks.  
 0F → 10F1 → Default stack

The register banks are accessed by their register names. Every Register has a name and an address.

### SFR Registers

Special Function Register can be accessed by their names or by their addresses.

→ SFR registers have addresses between 80H and FFH.

→ Not all the addresses in this range are used.

SFR Register symbols are ACC\*, BT, PSW\*, SP, DPTR,  
DPL, DPH, P0\*, P1\*, P2\*, P3\*, IPR\*, IER\*.

ACC*	accumulator.	0E0H	★ - Bit addressable.
BT	B register	0F0H	
PSW*	Program Status Word.	0D0H	
SP	Stack Pointer	81H	
DPTR	Data pointer 2 bytes		
DPL	low byte	82H	
DPH	High byte	83H	
P0*	Port 0	80H	
P1*	Port 1	90H	
P2*	Port 2	0A0H	
P3*	Port 3	0B0H	
IPR	Interrupt priority	OB8H	
IER	Interrupt Enable	0A8H	

~~TOP~~

Q:- Send SSHT to ports P<sub>1</sub> and P using i) Names ii) Addresses.

① MOV P<sub>1</sub>, #SSHT . ② MOV P<sub>0</sub>, #SSHT .  
MOV P<sub>1</sub>, #SSHT . MOV DA0H, #SSHT .

Stack and Direct Addressing Mode

→ move the contents of registers A, R<sub>0</sub>, R<sub>1</sub> respectively of bank 0 to the registers B, R<sub>0</sub>, R<sub>1</sub> of bank 1 using stack operations.

→ The default stack is Bank 1.

B<sub>0</sub> { R<sub>0</sub> → R<sub>0</sub> } B<sub>1</sub>

MOV SP, #3FH .

~~clear stack~~

PUSH OEDH

PUSH 0

POSH 1

SETB PSW<sub>3</sub>

POP DS .

POP D9 .

POP OFDH .

What is the address of Reg R<sub>3</sub> in Bank 2.

Ans :- 12

Register Indirect Addressing Mode

→ A register is used as a pointer to the data.

→ When R<sub>0</sub> and R<sub>1</sub> hold the addresses of RAM location they must be preceded by the '@' sign

Eg : MOV A @R<sub>0</sub> . Move contents of RAM whose address is held by R<sub>0</sub> .

Q:- Write a program to copy the value 55 into the RAM memory locations 40H to 45H using.

i) Direct

ii) Register Indirect without (loop)

iii) Register Indirect addressing (loop).

(a)

i)	MOV R0, #55H MOV 40H, A MOV 41H, A MOV 42H, A MOV 43H, A MOV 44H, A MOV 45H, A .	ii) MOV A, #55H . MOV R0, 40H . MOV @R0, A . INC R0 (R0 = 41H) MOV @R0, A INC R0 (R0 = 42H) . MOV @R0, A . INC R0 MOV @R0, A . INC R0 MOV @R0, A INC R0
iii)	MOV A, #55H MOV R0, 40H MOV R1, #5 LOOP: - MOV @R0, A . INC R0 . DJNZ R1, LOOP,	

In R.I.A Looping is possible. Also data can be accessed dynamically.

a) Write a program to clear 16 RAM locations starting at RAM address 60H .

Ans :-

CRR A .  
MOV R1, #60H .  
MOV R7, #16 .  
AGAIN: MOV @R1, A .  
INC R1 .  
DJNZ R7, AGAIN .

b) Take 10 bytes from Data RAM locations 75H - 54H, add 02 to each of them and save the result in Data RAM locations 79H to 70H.

8/1/2017

- ①  $\text{MOV SP}, \#45H$ .  $\rightarrow$  Value '45H' sent to SP.  
 $\text{MOV SP}, 45H$ .  $\rightarrow$  Value held at 45H sent to SP.

R0 and R1 are used for storing address.

Rom is generally of 4KB.

$\frac{\text{DPTR}}{\downarrow} \quad \left. \begin{array}{l} \text{Indexed Addressing} \\ \text{A} \end{array} \right\} \quad \left. \begin{array}{l} \text{MOV A, @A+DPTR} \\ \text{"Code" \rightarrow \text{On-Chip Rom.}} \end{array} \right.$

Ex:- The word Sam is learnt in flash Rom starting at location 0400H. Write a program to read this data into internal Ram locations starting at 60H.

Ans:-  $\text{MOV DPTR}, \#0400H$ .

- ①  $\text{MOV R0}, \#60H$ .  
 $\text{MOV R1}, \#03H$ .

HERE: CLR A.

$\text{MOVC A, @A+DPTR}$ .

$\text{MOV @R0, A}$ .

$\text{INC DPTR}$ .

$\text{JNC R0}$ .

$\text{DJNZ R1, HERE}$ .

- ② ORG. 0400H  
DB "SAM".

END.

⑤ D PTR contains address. Write a program to transfer bytes starting at 40H. Assume that the storing uses null character to mark the end. (Value = 0)

① MOV D PTR, #DATA.

MOV A, #0FFH .

MOV P1, A.

BACK: PHON A, P1

MVNC A, @A+D PTR.

MOV P2, A.

STMP BACK.

CRG 300H.

DATA DB 1, 4, 9, 1L, 25, 3L, 49, 64, 81, 100.

} Port is configured as an I/O.  
FF means all 1's. For configuring a port as O/P fix all 0's.

X.  
a tables. nothing  
deckup table.

③ Write a delay subroutine using RAM location 45H as counter. Use max value of PF. (Instead of D NZ instead of R NZ location).

Ans:-      DELAY: MOV 45H, #055H.

HERE: DJNZ 45, HERE

RET.

Bit Address

20-2F RAM Bit addressable.

PSW, TCON, SCON, ACC.

Port  $\rightarrow$  P0 - P3.

JB bit, target  $\rightarrow$  Jump.

SETB }

JNB bit, target  $\rightarrow$  Not

CLR }

Instructions.

TBC  $\rightarrow$  Clear.

CPL }

MOV  $\rightarrow$  one operand

JB }

should be carry

Every location from 20-2F is given a specific address.

The last address in 2F ranges from 78-7F.

00-7F RAM → Direct addressing mode + Register Indirect

Bit Addressing Address       $\leftarrow 00-7F \rightarrow$  Used only with Bit manipulation  
+ direct addressing mode.

$P_i \cdot X \rightarrow$  Can be used to set each byte of the  
Port  $P_i$       e.g.:  $P_1 \cdot 6, P_2 \cdot 3$ .  
 $i \rightarrow 0-13, X \rightarrow 0-7$ .

### Bit Memory Map :-

Bit Addresses	Referring to .
00-7F	RAM locations (bit addressable)
80-87	Port 0 .
88-8F	TCON (Timer Control Register)
90-97	Port 1 .
98-9F	SCON (Serial) .
A0-A7	Port 2 .
A8-AF	Interrupt Enable Register
B0-B7	Port 3 .
88-BF	Interrupt Priority Control
C0-CF	Not Assigned .
D0-D7	PSW .
D8-8F	Not Assigned .
E0-E7	Accumulator .
E8-EF	Not Assigned .
F0-F7	Register .

01/06/2017

## Arithmetic & Logical Instructions.

ADD A, source  $\rightarrow$  Register/Immediate/memory.

$$A = A + \text{Source}$$

All flags  $\rightarrow$  AC, CY, P

OV

(direct, indirect)

ADD A, #5H  $\rightarrow$  direct

ADD A, @5H  $\rightarrow$  immediate

MVN R8, #5H

ADD A, @R8

Indirect

## Add with carry ADC (ADD WITH CARRY).

ADC A, source

$$A = A + \text{Source} + CY$$

Including Carry,

$$A = A + \text{Source} + CY$$

## Multi-byte Addition

BCD  $\rightarrow$  Binary Coded Decimal.

0	0000
1	0001
2	0010
3	0011
4	0100
5	0101
6	0110
7	0111
8	1000
9	1001

To adjust the result

of BCD operation we use DA A.

Packed BCD  $\rightarrow$  Multi  $\rightarrow$  2 BCD  
bits.

UnPacked BCD

↓ 1 byte is used to represent

a single BCD no.

Eq 0000 bits of the number.

0 9 - 0000 1001

Eq 15 - 0100 0001 packed  
BCD.

Eq - DA A adds 6 (0110) to the lower 4 bits of accumulation.  
if lower 4 bits is  $> 9$  or if auxiliary carry flag is set to  
1. Higher order bits are also added with 6 if the value  $> 9$ .  
 $CY = 1$ .

## Arithmetic & Logical Instructions

SUBB A, source  $\rightarrow$  reg/imm/memory.

Mnemonic.

$$A = A - \text{source} - CY$$

CLR C  
 MOV A, #42H  
 MOV R1, #12H  
 SUBB A, R1

Subtraction is performed using  
 2's complement algorithm.  
 arithmetic.

42 → Minuend.

12 → Subtrahend.

CY = 0; CY = 1.

↓                    ↓  
Result +ve      Result (-ve).

MUL AB. / Mnemonic

byte × byte → A

lower byte

Upper Byte

↓  
2's Complement form.

Division :-

DIV AB. / Registers N → A; D → B.

OV = 1 if B = 0.

(Divide by zero).

↓  
Q → A; R → B.

AND

ANL A, #data ⇒ AND And with data place result in A.

ANL destination, source

ANL A, RN.

ANL direct, A

ANL A, direct.

ANL A, @R0/R1.

ANL direct, #data.

ED  
OF  
BL

OR

ORL destination, source

destination = destination OR Source.

XOR

XRL destination, source

dest = dest XOR source.

CPL A → Complement contents of A.

CJNE → destination, source, relative address.

jump to the target address if source and destination are not equal. It results in the setting of carry flag. ⇒ Destination  $\neq$  Source  
else Dest = Source.

RR A · (Rotate Right accumulator).


Every bit is shifted once from MSB to LSB.

RL A (rotate left accumulator).



SWAP A (operation on accumulator).

RRC A (Rotate Right carry).



RLC (rotate left carry)



on flag set :-

- When there is a carry out of D<sub>3</sub> and nothing out of D<sub>7</sub>.
- Carry from D<sub>7</sub> but nothing from D<sub>6</sub> to D<sub>0</sub>.
- Two numbers are stored into R<sub>1</sub>. Verify if S is 7 then  
PR. Assume that RAM locations 40 to 44 have the  
following values.

i) 7 D<sub>1</sub>.

ii) 4 D

iii) C 5.

iv) 5 B.  
<sub>30</sub>

Write a program to find the sum of the values at the end of the program. Register A should contain a low byte and R<sub>7</sub> high byte. All values are in hex.