


#### Introduction

- This is an example of Neural network HW design.
- The neural network structure used here is 3-layer structure.
- It consist of 2 input units, 3 hidden units and 2 output units.


#### State condition

- 4 types of fruits : Orange, lemon, pineapple and Japanese persimmon
- A man eat these 4 types of fruits and decide the level of sweetness and sourness of the fruits from the range of 0 to 10
- After deciding the level of sweetness and sourness, he then decide which fruits he likes and not which fruit he dislikes
- So let's consider the fruits he likes as [1,0] and the fruits he dislike as [0,1]



How to measure the man's taste using Neural Network?

#### Hardware specification



forward process


• 
$$z_i^2 = w_{1i}^2 k_1 + w_{2i}^2 k_2 + b_i^2$$
 (z2)

• 
$$a_i^2 = a(z_i^2) = \frac{1}{1 + e^{-z_i^2}}$$
 (a2)

• 
$$z_j^3 = w_{1j}^3 a_1^2 + w_{2j}^2 a_2^2 + w_{3j}^2 a_3^2 + b_j^3 (z_3)$$

• 
$$a_j^3 = a(z_j^3) = \frac{1}{1 + e^{-z_j^3}}$$
 (a3)

k or t is read from memory recursively 11 clk after.



#### backward process

• 
$$a'(z_i^n) = \frac{e^{-z_i^n}}{\left(e^{-z_i^n} + 1\right)^2} = ((1 - a_i^n)a_i^n)$$
 (dadz)

• 
$$\delta_i^3 = (a_i^3 - t_j)a_i^{3'}(z_i^3)$$
 (delta3)

• 
$$\delta_i^2 = (\delta_1^3 w_{1i}^3 + \delta_2^3 w_{2i}^3 + \cdots) a_i^{2'}(z_i^2)$$
 (delta2)

• 
$$\frac{\partial C}{\partial w_{ij}^n}[m] = \delta_j^n a_i^{n-1}[m]$$
, however,  $a_i^1 = K_i$  (dw2, dw3)

• 
$$\frac{\partial c}{\partial b_j^n}[m] = \delta_j^n[m]$$
 (db2, db3)

• 
$$\Delta w_{ij}^n = -\eta \frac{\partial c}{\partial w_{ij}^n} = -\eta \left( \frac{\partial c}{\partial w_{ij}^n} [1] + \dots + \frac{\partial c}{\partial w_{ij}^n} [m] \right)$$
(dw adder w2,dw adder w3)

• 
$$\frac{\partial c}{\partial b_i^n} = \frac{\partial c}{\partial b_i^n} [1] + \dots + \frac{\partial c}{\partial b_i^n} [m]$$

(db\_adder\_b2,db\_adder\_b3)

Forward (forward.v)

Module Name: forward

Description: Calculation of a2 and a3

(i=1,2,3, j=1,2)

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)

din : 1 bit : read enable signal

(when active, can read the data from

memory)

select\_initial : 1bit : (when active, use the initial

value of bias and weight.)

update\_coeff : 1 bit : coefficient to update


parameter

input\_k\_j : 16 bits : insert value of k


 $\Delta w_{ij}^3$  : 16bits: the amount of  $w_{ij}^3$  changed  $\Delta w_{ji}^2$  : 16bits: the amount of  $w_{ji}^3$  changed  $\Delta b_j^3$  : 16bits: the amount of  $b_j^3$  changed  $\Delta b_i^2$  : 16bits: the amount of  $b_i^3$  changed

Output:

 $a_j^3$  : 16bits : output\_layer\_output  $a_i^2$  : 16bits : output\_layer\_output  $k_j$  : 16bits : supervisor data  $t_j$  : 16bits : supervisor value  $w_{ij}^3$  : 16bits : output\_layer weight



#### Backward (backward.v)



### List of block used in forward propagation

- Bias
- Weight for hidden layer
- Weight for output layer
- **Z**2
- **Z**3
- Memory for activation function
- Counter
- Selector
- Supervisor data
- Supervisor value
- Input selector

## Bias2 block (b2\_i.v (i=1,2,3)

Module Name: b2\_i

#### Description:

Calculation of b2\_i, when the select initial signal is active, the output will the initial value of b2\_i, and when the select update signal is active, the output will be the new value of b2\_i

(i=1,2,3)

Input:

clk : 1 bit : clock signal


res : 1 bit : reset signal (high active)

select\_update : 1 bit : signal to choose for update value select\_initial : 1 bit : signal to choose for initial value

 $\Delta b_i^2$  : 16bits : the amount of  $b_i^2$  change

Output:

 $b_i^2$ : 16bits: the amount of  $b_i^2$  change



### Weight for hidden layer block (w2\_ij.v (i=1,2, j=1,2,3))

Module Name: w2\_ij

#### Description:

Calculation of w2\_ij, when the select initial signal is active, the output will the initial value of w2\_ij, and when the select update signal is active, the output will be the new value of w2\_ij

(i=1,2,3,j=1,2)

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)

select\_update : 1 bit : signal to choose for update

value


select\_initial : 1 bit : signal to choose for initial

value

 $\Delta w_{ij}^2$  : 16bits : the amount of  $w_{ij}^2$  change

Output:(i=1,2,3, j=1,2)

 $w_{ij}^2$ : 16bits: the amount of  $w_{ij}^2$  change



### Weight for output layer block (w3\_ij.v (i=1,2,3, j=1,2))

Module Name: w3\_ij

#### Description:

Calculation of w3\_ij, when the select initial signal is active, the output will the initial value of w3\_ij, and when the select update signal is active, the output will be the new value of w3\_ij

$$(i=1,2,3,j=1,2)$$

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)

select\_update : 1 bit : signal to choose for update

value


select\_initial: 1 bit: signal to choose for initial

value

 $\Delta w_{ij}^3$  : 16bits : the amount of  $w_{ij}^3$  change

Output:

 $w_{ij}^3$ : 16bits: the amount of  $w_{ij}^3$  change



## Z2 (z2.v)

Module Name: z2

Description:

Calculation of 2 input (k1,k2) and 1 output (z2)

(i=1,2)

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)


 $k_i$ : 16 bits: supervisor data

: 16 bits : hidden\_layer weight : 16 bits : hidden\_layer bias

Output:

z<sup>2</sup> : 16 bits : total product of calculation

between input(k), weight and bias



## Z3 (z3.v)

Module Name: z3

Description:

Calculation of 3 input (a2) and 1 output (z3)

(i=1,2,3)

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)


 $a_i^2$  : 16 bits : output value from hidden layer

 $w_i^3$  : 16 bits : output layer weight  $b^3$  : 16 bits : output layer bias

Output:

z<sup>3</sup> : 16 bits : total product of calculation

between input(a2), weight and bias



#### Memory for activation func. (mem.v)

Module Name: mem

Description:

8 bits memory to store value of sigmoid calculation

Input:


clk : 1 bit : clock signal din : 1 bit : read enable

addr : 8 bits : value of sigmoid func. with input

from -8.0 to 7.93750

Output:

dout : 16bits : output value for sigmoid func.



## Counter (counter.v)

Module Name: counter

#### Description:

counter for signal to insert in k1, k2, t1 and t2 every 13 clock and signal for finished updating the parameter (weight and bias)

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)


Output:

out : 4 bits : output signal active after 13 clocks

(1 renewal)

finish updating: 1 bit: finish updated signal after

10000 renewal



## Selector (selector.v)

Module Name: selector

Description:

selector for enable update for every renewal

Input:


clk : 1 bit : clock signal

res : 1 bit : reset signal (high active) update\_coeff : 1 bit : coefficient to update

Output:


enable update: 1 bits: output signal active after 13

clocks (1 renewal)




## Supervisor data (k1.v)

% Same case for k2 = 8, 5, 8, 5, 0...



### Supervisor value (t1.v)

% Same case for t2 = 0, 1, 1, 1, 0...



## Input selector (sel\_k.v)

Module Name: sel\_k

Description:

Select k form input data k or stored data k for updating coefficients.

Input:

: 1 bit : clock signal clk

: 1 bit : reset signal (high active) res : 16 bits : insert input value(k) input\_k : 16 bits : update the input value (k) update\_k


update\_coeff : 1 bit : coefficient to update

Output:

: 16 bits : when update\_coeff = 1, k

will be the update k, else will output

the input\_k



#### List of block used in backward propagation

- Differential of activation func.
- Delta3
- Delta2
- Delta weight
- Delta bias adder
- Delta weight adder

### Differential of activation func. (dadz.v)

Module Name: dadz

Description:

Calculate differential of a

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)
a : 16 bits : activation func. value


from forward block

Output:

dadz : 16 bits : differential of a

(a : sigmoid function)

$$\frac{da}{dz} = (\frac{1}{1 + e^{-z}})' = (a - 1)a'$$



# Delta3 (delta3.v)

Module Name: delta3

Description:

Calculation of output layer's unit error

(i=1,2)

Input:


clk

: 1 bit : clock signal

res : 1 bit : reset signal (high active)
a3\_i : 16 bits : output layer's output
t\_i : 16 bits : supervisor value
dadz3\_i : 16 bits : differential of a3\_i

Output:

delta3\_i : 16 bits : output layer's error



## Delta2 (delta2.v)

Module Name: delta2

Description:

Calculation of hidden layer's unit error

(i=1,2,3)

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active)

dadz2\_i : 16 bits : differential of a2

w3\_i1 : 16 bits : weight of output layer from first unit


w3\_i2 : 16 bits : weight of output layer from second unit

delta3\_1 : 16 bits : output layer's first unit error

delta3\_2 : 16 bits : output layer's second unit error

Output:

delta2\_i : 16 bits : output layer's error



# Delta weight (dw.v)

Module Name: dw

Description:

Calculation of hidden layer's unit error

Input:

clk : 1 bit : clock signal


res : 1 bit : reset signal (high active)
unit\_error : 16 bits : hidden/output layer's unit

error

input\_signal: 16 bits: input signal for those units

Output:

renew\_parameter : 16 bits : new weight value



### Delta bias adder (db\_adder\_b.v)

Module Name: db\_adder

Description:

calculation of capital delta bias


Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active) delta : 16 bits : delta value of bias

Output:

dcdb : 16 bits : capital delta bias



## Delta weight adder (db\_adder.v)

Module Name: dw\_adder

Description:

calculation of capital delta weight

Input:

clk : 1 bit : clock signal

res : 1 bit : reset signal (high active) dw : 16 bits : delta value of weight

Output:

dcdw3 : 16 bits : capital delta weight

