**Smart Integrated System Laboratory** (**SIS LAB**)

**WEEKLY REPORT**

|  |  |  |  |  |  |  |  |  |
| --- | --- | --- | --- | --- | --- | --- | --- | --- |
| **PERSONAL INFORMATION** | | | | | | | | |
| **Full Name** | | | **Ho Huy Hung** | | | **Student ID** |  | |
| **Email** | | | [**hhhung96@gmail.com**](mailto:hhhung96@gmail.com) | | | **Tel.** |  | |
| **Completed Credits** | | |  | | | **Average Grade** |  | |
| **Remained Credits** | | |  | | |  |  | |
| **PROJECT MANAGEMENT** | | | | | | | | |
| **Project Title** | | | Multi/Many-core Power gating based in NOCs | | | | | |
| **Objectives** | | |  | | | | | |
| **Contents** | | | | **Solutions** | | | **Progress** |
| **Content 1**: | | | |  | | |  |
| **Content 2**: | | | |  | | |  |
| **The completed work and the next week plan** | | **The completed work:**   * Reading part 5.1, 5.2 in chapter 5: Power (book CMOS-VLSI-design)   **Next week plan:**   * Reading remaining parts in chapter 5, faster | | | | | |
| **Difficulties and Questions** | | * Some math expression use result of previous chapters (example 5.3), can I ignore it, or learn more? | | | | | |
| **Supervisor’s Comment** | |  | | | | | |