











Comment	Description	Designator	Footprint	LibRef	Quantity
100nF	Ceramic Capacitor, Multilayer, Cera	C1, C2	CAPC0603	CC0603KRX7R7BB104	2
3V0	DIODEZENER 3.0V 500MW SOD123	D1	SOD3715X135N	BZT52C3V0	1
TN805	SCR 600 V 8 A Standard Recovery Surface Mount DPAK	D2, D4	DPAK_TN	TN805-600B-TR	2
4V7	DIODEZENER 4.7V 500MW SOD123	D3	SOD3715X135N	BZT52C4V7	1
YELLOW	Single Color LED, Yellow, Water Cle	D5	LED0603	150060YS75000	1
RED	Single Color LED, Red, Water Clear,	D6	LED0603	150060RS75000	1
Fuse Holder	Fuse Holder 30 A 500V 1 Circuit Blade Through Hole	F1, F2	FUSE_3568	3568	2
10144517-081802LF	CONN RCPT 1 80 POS SMD GOLD	Ŋ	AMPHENOL_1014451 7-081802LF	10144517-081802LF	1
10144518-081802LF	CONN PLUG 1 80POS SMD GOLD	J2	AMPHENOL_1014451 8-081802LF	10144518-081802LF	1
1877285-2		J3, J4	TE_1877285-2	1877285-2	2
AONR21321	P-Channel 30 V 24A (Tc) 4.1W (Ta), 24W (Tc) Surface Mount 8- DFN-EP (3x3)	Q1, Q2	TRANS_AONR21321	AONR21321	2
3.3kR	Fixed Resistor, Metal Glaze/thick F	R1, R2	RES0603	RC0603FR-073K3L	2
1kR	Fixed Resistor, Metal Glaze/thick F	R3, R4	RES0603	RC0603FR-071KL	2

## **Electrical Rules Check Report**

Class	Document	Message
		Successful Compile for TGIS Power Distribution Board.PrjPcb

**Design Rules Verification Report**Filename : C:\Users\molyo\OneDrive\Desktop\MIL\TailGator\PCB\TailGator Interconnect Syste

Warnings 0 Rule Violations 0

## Warnings Total 0

Rule Violations	
Clearance Constraint (Gap=4mil) (All),(All)	0
Short-Circuit Constraint (Allowed=No) (All),(All)	0
Un-Routed Net Constraint ( (All) )	0
Modified Polygon (Allow modified: No), (Allow shelved: No)	0
Width Constraint (Min=4mil) (Max=71497.938mil) (Preferred=4mil) (All)	0
Power Plane Connect Rule(Direct Connect )(Expansion=20mil) (Conductor Width=10mil) (Air Gap=10mil) (Entries=4)	0
Power Plane Connect Rule(Relief Connect )(Expansion=11.811mil) (Conductor Width=4mil) (Air Gap=4mil) (Entries=4)	0
Minimum Annular Ring (Minimum=3mil) (All)	0
Hole Size Constraint (Min=7.874mil) (Max=248.031mil) (All)	0
Hole To Hole Clearance (Gap=9.842mil) (All),(All)	0
Minimum Solder Mask Sliver (Gap=0mil) (All),(All)	0
Silk To Solder Mask (Clearance=4mil) (IsPad),(All)	0
Silk to Silk (Clearance=0mil) (All),(All)	0
Net Antennae (Tolerance=0mil) (All)	0
Board Clearance Constraint (Gap=0mil) (All)	0
Height Constraint (Min=0mil) (Max=71497.938mil) (Prefered=500mil) (All)	0
Total	0