# Hook

RTL becomes gates through logic synthesis: build an AIG, rewrite, map to a library

# The idea

- This course uses a tiny AIG for f = (~(a∧b) ∧ c) ∧ (a∧c) with a six-cell library

# What you will do

- Explain AIG-based synthesis: rewrite, cuts, techmap, area/delay

# Pitfalls

- Skipping goldens

# Your turn

- Complete the checklist

# Next

- Complete the quiz for this part
- Continue to the next part