
Why real OpenSTA

Apply create_clock period 10 and I/O delays

The idea

- GOLDEN: clock clk period=10

create_clock



create_clock

Input delay

REAL SDC + CREATE_CLOCK

Input delay

Step 2 / 5 · in · module07-03-real-sdc



Explanation


set_input_delay 0 on all inputs.

- in

```
0
```


Input delay

Output delay



Output delay

Ideal network



Ideal network

Golden

REAL SDC + CREATE_CLOCK

Golden

Step 5 / 5 · golden · module07-03-real-sdc

Golden

10

u1 u2 u3 clk

Virtual clock clk period=10; input/output delay 0.

Explanation

GOLDEN: clock clk period=10.

- GOLDEN

```
10
```

Golden

Browser lab track

- Open **real-sdc**
- Build the Tcl recipe or open evidence stages, then Check

Implement track

- From common/, run real_solvers.py and confirm REAL_OPENSTA_OK

Pitfalls

- Editing goldens by hand without re-running sta
- Confusing Part A map JSON with real liberty delays

Try these

- From the common folder, run the real OpenSTA self-test

Try these — try these

```
cd courses/learn_opensta/common
python3 real_solvers.py
```

Pseudocode

- Here is the check in plain steps

Pseudocode — try these

```
clock clk period=10.
ok if goldens match
```

Next

- Complete the quiz for this part
- Continue the Part B evidence track, then wrap , algorithms and internals come later