



(a) Decoupled execution scheduling




WS example at the local buffer


One weight tile is reused across four input tiles.




Demand-driven execution on hardware



(b) Cycle-level timing and energy



Illustrative pipeline: two buffer slots per boundary



Stall: downstream buffer still occupied

T0–T3: work tiles; 2 / 2 / 4 cycles per stage.

Slot released after its consumer finishes.

