

# CYPRESS SEMICONDUCTOR CORPORATION Internal Correspondence

**Date:** Monday 1/21/2013 **WW: 1304** 

To: PSoC Apps

**Author:** Chris Keeser (KEES)

Author File#: KEES#188

Subject: UDB Based SAR DSI Output Offset Removal and 4

**Input Mixer Component** 

**Distribution:** PSoC Apps

### **Summary:**

This memo documents and distributes a UDB based offset correction and mixer component for use with the DSI output enabled SAR ADC (See KEES# 187), specifically for FSK demodulation (but not limited to FSK demodulation applications). This component corrects the offset binary output of the SAR ADC and converts the result into 2's compliment. The results are then multiplied by +1 or -1 depending on the 4 mixing inputs. These offset corrected and mixed results are then loaded into the FIFO in the following order: F0\_IP, F0\_QP, F1\_IP, F1\_QP. DMA or the CPU can then unload these values for further processing. The entire offset correction and mixing process requires 8 clock cycles, and DMA can unload the entire FIFO (all 4 results of 16 bit data) in 15 bus clock cycles with an 8 byte burst. The component takes advantage of the Dynamic Parallel input on the UDBs, and so this component will only work with Panther LP (or production Leopard if another data source is used), since Panther TM does not have the Dynamic Parallel input feature.

## **Attached File Summary:**

File # 2 is the component exported with Creator 2.2's component export feature. To use the component, download the file and remove the .PDF extension.

File # 3 is an example project bundle using the SAR ADC with the parallel output and the OffsetMixer component displaying the data on an LCD. To use the file, download it and remove the .PDF extension.


File # 4 is the scan of the UDB instructions used to generate the component.

#### **Details:**


This component will be used to reduce the DMA requirements from our SAR+DMA+DFB FSK demodulator application from 12 + channels down to 1. The previous design made creative use of DMA, Status and Control registers and lookup tables in RAM to perform the offset correction and mixing. This implementation takes the digital data directly from the SAR using the DSI parallel output and performs the offset correction and 4 channel mixing, all within a 16 bit datapath. The 4 results are loaded into a FIFO in order, which allows the DMA to take advantage of bursting to reduce the bus clocks required to move the data. The modified SAR component and the UDB OffsetMixer component will be used in conjunction with a custom DFB program to perform FSK demodulation in hardware. The 'Done' signal is the FIFO "not empty" signal, allowing for flow control if necessary. The DFB may not be able to take all 4 samples as fast as the DMA can provide them.

The component has no API (none are required). The component includes a DMA capability file that greatly simplifies setting up DMA for the component.


Below is a schematic capture from the example project. The screen cap is showing the optional debug feature enable, that exposes internal signals from the component.



Here is a logic analyzer shot showing the state machine progression;




STA is not a problem in our application with low clock speeds (Bus clock @ 3 Mhz) but to eliminate STA warnings, a sync component can be placed in series with the data signals. The downside to this is the use of 3+ status registers since each status register can only synchronize 4 signals, and the DSI output of the SAR is 12 signals.



Datapath state machine (use in conjunction with the datapath instruction file attachment and the logic trace):

I had to use this file as guide when connecting the datapaths. The "a" datapath is LSB and the "b" datapath is the MSB (16 bit).



## Appendix: Verilog code

```
//`#start header` -- edit after this line, do not edit this line
// Copyright YOUR COMPANY, THE YEAR
// All Rights Reserved
// UNPUBLISHED, LICENSED SOFTWARE.
// CONFIDENTIAL AND PROPRIETARY INFORMATION
// WHICH IS THE PROPERTY OF your company.
'include "cypress.v"
//`#end` -- edit above this line, do not edit this line
// Generated on 01/17/2013 at 15:33
// Component: KEES UDB OffsetMix_v1_00
module KEES_UDB_OffsetMix_v1_00 (
    output Done,
output reg F0_Load,
output ShiftDone,
     output State 0,
     output State 1,
     output State 2,
     output DP State 0,
     output DP_State_1,
     output DP_State_2,
     input Clock,
     input clock,
input [11:0] Data,
input EOC,
input F0_IP,
input F0_QP,
input F1_IP,
input F1_QP
//`#start body` -- edit after this line, do not edit this line
//parameter LeftJustify = 1'b0;
// chaining signals
wire [01:00] cmp_eq, cmp_lt, cmp_zero, cmp_ff, cap;
// end chaning signals
localparam STATE_0 = 3'h0;
localparam STATE 1 = 3'h1;
localparam STATE 2 = 3'h2;
localparam STATE 3 = 3'h3;
localparam STATE_5 = 3'h4;
localparam STATE_5 = 3'h5;
localparam STATE_6 = 3'h6;
localparam STATE_7 = 3'h7;
reg [2:0] DP_State;
reg [2:0] State;
reg EOC_delayed;
reg F0_ip_reg;
reg F0_qp_reg;
reg F1_ip_reg;
reg F1_qp_reg;
wire EOC edgedet;
wire EOC_synced;
assign state_0 = State[0];
assign state_1 = State[1];
assign State_2 = State[2];
assign DP_State_0 = DP_State[0];
assign DP_State_1 = DP_State[1];
assign DP_State_2 = DP_State[2];
assign EOC_edgedet = ((EOC_synced == 1) && (EOC_delayed == 0)) ? 1'b1 : 1'b0;
assign ShiftDone = 1'b0;
always @ (posedge Clock)
begin
     EOC delayed <= EOC synced;
     DP_State <= STATE_0;
State <= STATE_0;
 F0_Load <= 0;
```

```
F0_ip_reg <= F0_ip_reg;
F0_qp_reg <= F0_qp_reg;
F1_ip_reg <= F1_ip_reg;
F1_qp_reg <= F1_qp_reg;
case (State)
    STATE 0:
    begin
         F0_ip_reg <= F0_IP;
F0_qp_reg <= F0_QP;
F1_ip_reg <= F1_IP;
F1_qp_reg <= F1_QP;
          if (EOC_edgedet == 1)
         begin
    DP_State <= STATE_1;
    State <= STATE_1;</pre>
         end
          else
          begin
             DP_State <= STATE_0;
State <= STATE_0;</pre>
         end
     end
     STATE_1: // possibly a shift state, for now its just a skipped state
         DP_State <= STATE_2;</pre>
         State <= STATE_2;
     end
    STATE_2:
     begin
         DP State <= STATE_3;
         State <= STATE 3;
    STATE_3:
     begin
         if (F0_ip_reg == 1)
         begin
             DP_State <= STATE_4;</pre>
          else
          begin
          DP_State <= STATE_5;
end</pre>
          F0_Load <= 1;
          State <= STATE 4;
     end
     STATE_4:
    begin
         if(F0_qp_reg == 1)
         begin
            DP_State <= STATE_4;</pre>
          end
          else
         begin
         DP_State <= STATE_5;
end</pre>
         F0_Load <= 1;
         State <= STATE 5;
     STATE_5:
    begin
   if (F1_ip_reg == 1)
         begin
              DP State <= STATE 4;
          else
         DP_State <= STATE_5;
end</pre>
         F0_Load <= 1;
         State <= STATE 6;
     STATE_6:
    begin
```

```
if(F1_qp_reg == 1)
              begin
                   DP State <= STATE 4;
              else
                  DP_State <= STATE_5;</pre>
               end
              F0_Load <= 1;
              State <= STATE 7;
          end
         STATE_7:
         begin
              DP State <= STATE 0;
              State <= STATE 0;
    endcase
// EOC sync component
cy psoc3 sync EOC Sync (
.clock (Clock),
.sc in (EOC),
.sc_out (EOC_synced));
//`#end` -- edit above this line, do not edit this line
cy psoc3 dp #(.d0 init(8'h00), .d1 init(8'hFF),
   .cy_dpconfig(
     SC_MSB_DSBL, SC_MSB_BITO, SC_MSB_NOCHN, SC_FB_NOCHN, SC_CMP1_NOCHN,
    SC_MPO_NOCHN, SC_CMPI_NOCHN,

SC_CMPO_NOCHN, /*CFG15-14: */

10'hOO, SC_FIFO_CLK_DP, SC_FIFO_CAP_AX,

SC_FIFO_LEVEL, SC_FIFO_SYNC, SC_EXTCRC_DSBL,

SC_WRK16CAT_DSBL_/*CFG17-16: */
 ) OffsetMixer LSB(
         /* input
/* input
                                             */ .reset(1'b0),
                                            */ .clk(Clock),
         /* input
/* input
/* input
                                            */ .cs_addr(DP_State),
*/ .route_si(1'b0),
                        [02:00]
                                            */ .route_ci(1'b0),
```

```
*/ .f0_load(F0_Load),
*/ .f1_load(1'b0),
                                    input
                         /* input
                                                                                                                                    .d0 load(1'b0),
                                     input
                                                                                                                                   .d1 load (1'b0),
                                     input
                           /* output
                           /* output
                                                                                                                                  .cl0(),
                          /* output
                                                                                                                                   .z0(),
                          /* output
                                                                                                                                    .ff0(),
                          /* output
                                                                                                                                    .ce1(),
                          /* output
                                                                                                                                    .cl1(),
                          /* output
                                                                                                                                  .z1(),
                           /* output
                                                                                                                                    .ff1(),
                                     output
                                                                                                                                   .ov msb(),
                           /* output
                                                                                                                                    .co msb(),
                                     output
                                                                                                                                  .cmsb(),
                           /*
                                     output
                           /* output
                                                                                                                                 .f0 bus stat(Done),
                          /* output
                                                                                                                                  .f0_blk_stat(),
                          /* output
                                                                                                                                  .fl bus stat(),
                          /* output
                                                                                                                       */ .f1_blk_stat(),
                           /* input
                                                                                                                       */ .ci(1'b0), // Carry in from previous stage
                                                                                                                      */ .co(carry), // Carry out to next stage 
*/ .sir(1'b0), // Shift in from right side
                          /* output
                          /* input
                           /* output
                                                                                                                                                                                 // Shift out to right side
                                                                                                                                  .sor(),
                                                                                                                                 .sil(sh_right), // Shift in from left side
.sol(sh_left), // Shift out to left side
                           /* input
                                                                                                                     */ .ssl(sh_left), // Shift out to left side
*/ .msbi(msb), // MSB chain in
*/ .msbo(), // MSB chain out
*/ .cei(2'b0), // Compare equal in from prev stage
                           /* output
/* input
                          /* output
                           /* input [01:00]
                         /* output [01:00]
/* input [01:00]
/* output [01:00]
/* input [01:00]
                                                                                                                       */ .ceo(cmp_eq), // Compare equal out to next stage
*/ .cli(2'b0), // Compare less than in from prv stage
                                                                                                                     */ .ceo(cmp_eq),

*/ .cli(2'b0),

// Compare less than in from prv stage

*/ .clo(cmp_lt),

// Zero detect in from previous stage

*/ .co(cmp zero),

// Zero detect out to next stage

*/ .co(cmp zero),

// Zero detect out to next stage

// Zero detect out to next stage

// OxFF detect in from previous stage

// OxFF detect out to next stage

// Capo(cap),

// Software capture from previous stage

// Software capture to next stage
                           /* output [01:00]
                           /* input [01:00]
                           /* output [01:00]
                           /* input [01:00]
                                                                                                                    // .capo(cap), // Software capture to next stage
// .cfbi(1¹b0), // CRC Feedback in from previous stage
// .cfbo(cfb), // CRC Feedback out to next stage
// .pi(Data[7:0]), // Parallel data port LeftJustify == 1 ?
                           /* output [01:00]
                           /* input
                          /* output
 /* input [07:00]
{Data[3:0], 4'h0}: {Data[7:0]}
/* output [07:00]
                                                                                                                    */ .po() // Parallel data port
cy psoc3_dp #(.d0_init(8'h08), .d1_init(8'hFF),
//LeftJustify == 1 ? {8'h08} : {8'h08}
          CS ALU OP PASS, 'CS SRCA AO, 'CS SRCB DO,
'CS SHFT OP PASS, 'CS AO SRC ALU, 'CS AI SRC NONE,
'CS FEEDBACK ENBL, 'CS CI SEL CFGA, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAMO: AO=PI*/
'CS ALU OP SUB, 'CS SRCA AO, 'CS SRCB DO,
'CS SHFT OP PASS, 'CS AO SRC ALU, 'CS AI SRC NONE,
'CS FEEDBACK DSBL, 'CS CI SEL CFGA, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAMI: AO=AO-DO*/
'CS ALU OP XOR, 'CS SRCA AO, 'CS SRCB DI,
'CS CMP SEL CFGA, /*CFGRAMI: AO=AO-DO*/
'CS ALU OP XOR, 'CS SRCA AO, 'CS SRCB DI,
'CS SHFT OP PASS, 'CS AO SRC NONE, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM2: A1=AO*DI*/
'CS ALU OP INC, 'CS SRCA AI, 'CS SRCB DO,
'CS SHFT OP PASS, 'CS AO SRC NONE, 'CS AI SRC ALU,
'CS FEEDBACK DSBL, 'CS CI SEL CFGA, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM3: A1=AI+I*/
'CS ALU OP PASS, 'CS AO SRC NONE, 'CS AI SRC ALU,
'CS FEEDBACK DSBL, 'CS CI SEL CFGA, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM3: A1=AI+I*/
'CS ALU OP PASS, 'CS RCA AO, 'CS SRCB DO,
'CS SHFT OP PASS, 'CS AO SRC NONE, 'CS AI SRC NONE,
'CS FEEDBACK DSBL, 'CS CI SEL CFGA, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM4: FO=AO*/
'CS ALU OP PASS, 'CS AO SRC NONE, 'CS AI SRC NONE,
'CS FEEDBACK DSBL, 'CS CI SEL CFGA, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM4: FO=AO*/
'CS ALU OP PASS, 'CS AO SRC NONE, 'CS AI SRC NONE,
'CS FEEDBACK DSBL, 'CS CI SEL CFGA, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM6: '*/
'CS ALU OP PASS, 'CS AO SRC NONE, 'CS AI SRC NONE,
'CS SHFT OP PASS, 'CS AO SRC NONE, 'CS SRCB DO,
'CS SHFT OP PASS, 'CS AO SRC NONE, 'CS SRCB DO,
'CS SHFT OP PASS, 'CS AO SRC NONE, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM6: '*/
'CS ALU OP PASS, 'CS AO SRC NONE, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM6: '*/
'CS ALU OP PASS, 'CS AO SRC NONE, 'CS SI SEL CFGA,
'CS CMP SEL CFGA, /*CFGRAM7: '*/
'SS CMP SEL CFGA, /*CFGRAM7: '*/
'S' AND 'AT SEL CFGA, /*CFGRAM7: '*/
'S' AND 'AT SEL CFGA, /*CFGRAM7: '*/
'S' CMP SEL CFGA, /*CFGRAM7: '*/

 .cv dpconfig(
              8'NFF, 8'NFF, /*CFGII-10:

'SC_CMPB_A1_D1, 'SC_CMPA_A1_D1, 'SC_CI_B_CHAIN,

'SC_CI_A_CHAIN, 'SC_C1_MASK_DSBL, 'SC_C0_MASK_DSBL,
```

```
SC A MASK DSBL, SC DEF SI 0, SC SI B DEFSI,
      'SC A MASK DSBL, 'SC DEF SI 0, 'SC SI B DEFSI,
'SC SI A DEFSI, '*CFG13-12: */
'SC AO SRC ACC, 'SC SHIFT SL, 'SC PI DYN EN,
'SC SR SRC MSB, 'SC FIFO1 ALU, 'SC FIFO0 ALU,
'SC MSB DSBL, 'SC MSB BITO, 'SC MSB NOCHN,
'SC MSB DSBL, 'SC MSP BITO, 'SC MSB NOCHN,
'SC CMFO CHNED, '*CFG15-14: */

10'h00, 'SC FIFO CLK DP, 'SC FIFO CAP AX,
'SC FIFO LEVEL, 'SC FIFO SYNC, SC EXTCRC DSBL,
'SC WENT FOAT DSBL /*CFG17-16: */
      `SC_WRK16CAT_DSBL /*CFG17-16:
 ) OffsetMixer MSB(
            /* input
/* input
                                                         */ .reset(1'b0),
                                                         */ .clk(Clock),
            /* input
                              [02:00]
                                                              .cs addr (DP State),
            /* input
                                                         */ .route si(1'b0),
                                                              .route_ci(1'b0)
             /* input
                                                         */ .f0_load(F0_Load)
*/ .f1_load(1'b0),
*/ .d0_load(1'b0),
             /* input
            /* input
/* input
            /* input
                                                         */ .dl_load(1'b0),
*/ .ce0(),
            /* output
                                                              .ce0(),
            /* output
                                                              .cl0(),
            /* output
                                                         */ .z0(),
            /* output
                                                             .ff0(),
            /* output
                                                              .ce1(),
            /* output
                                                              .cl1(),
            /* output
                                                              .z1(),
            /* output
                                                         */ .ff1()
            /* output
                                                              .ov_msb(),
            /* output
                                                         */ .co_msb(),
*/ .cmsb(),
            /* output
            /* output
                                                         */ .so(),
*/ .f0_bus_stat(),
            /* output
                                                         */ .f0 blk stat(),
*/ .f1_bus_stat(),
            /* output
            /* output
            /* output
                                                        */ .fl_blk_stat(),
                                                        /* input
                                                       /* output
            /* input
            /* output
            /* input
            /* output
            /* input
                                                                                     // MSB chain out
// Compare equal in from prev stage
// Compare equal out to next stage
            /* output
            /* input [01:00]
                                                             .cei(cmp_eq),
            /* output [01:00]
/* input [01:00]
                                                         */ .ceo(), // Compare equal out to next stage
*/ .cli(cmp_lt), // Compare less than in from prv stage
*/ .clo(), // Compare less than out to next stage
// Tare detect in from previous stage
             /* output [01:00]
                                                        // .clo(), // Compare less than out to next stage
// .zi(cmp_zero), // Zero detect in from previous stage
// .zo(), // Zero detect out to next stage
// .fi(cmp ff), // OxFF detect in from previous stage
// .fo(), // OxFF detect out to next stage
// .capi(cap), // Software capture from previous stage
// .capo(), // Software capture to next stage
// .cfbi(cfb), // CRC Feedback in from previous stage
// .cfbo(), // CRC Feedback out to next stage
             /* input [01:00]
            /* output [01:00]
            /* input [01:00]
            /* output [01:00]
            /* input [01:00]
            /* output [01:00]
            /* input
                                                              .cfbo(),
                                                                                     // CRC Feedback out to next stage
            /* output
             /* input [07:00]
                                                        */ .pi({4'h0,Data[11:8]}), // Parallel data port LeftJustify
== 1 ? {Data[11:4]} : {4'h0,Data[11:8]}
           /* output [07:00]
                                                        */ .po() // Parallel data port
endmodule
//`#start footer` -- edit after this line, do not edit this line
//`#end` -- edit above this line, do not edit this line
```