
### **Layout 8: Driver**

a. Transistor-level circuit:



b. Gate-level circuit:




c. Inputs and outputs:

Input: A Output: Z

d. Truth table:


Α	Z
0	0
1	1

e. Hspice/ nWave simulation:



由上圖可知,Vin 經過一級 inverter 後,信號因此 0、1 互換。之後再經過一

級類似 inverter 的電路,讓  $0 \times 1$  再次換回與 input 相同,因此可以當 driver 來使用。下圖為 input 與 output 直接比較:





#### f. Hspice code:

```
.inc '90nm bulk.1'
    .SUBCKT Inv DVDD GND In Out
    *.PININFO DVDD:I GND:I In:I Out:O
 5 MN1 Out In GND GND NMOS 1=0.1u w=0.25u m=1
 6 MP1 Out In DVDD DVDD PMOS 1=0.1u w=0.5u m=1
 8
 9
   Vdd DVDD
              0 1.8
10
11
   Vss GND
              0
12
13 Vin A
              0 pulse (0 1.8 0 100n 100n 0.4u 1u)
14
15 x1 DVDD
              GND A net1
                            Inv
16 X2 DVDD
              GND net1 Z Inv
17
18
    .tran 10n 2.1u
19
   .op
20 .option post
21 .end
```


#### Layout 10: FD2

a. Transistor-level circuit:





#### b. Gate-level circuit:




# c. Inputs and outputs:

Inputs: RST, CLK, D

Output: Q

# d. Truth table:


$$RST = 0: Q = 0$$




RST	D	Q
0	0	0
0	1	0

RST = 1:

CLK on: Q = D(rising edge)




CLK off: PTL(transmission gate) off, Q keep



RST	CLK	D	Q
1	$\uparrow$	Χ	D
1	除了个以外	Χ	Q0(keep value)

### e. Hspice/ nWave simulation:




如圖所示,當 RST 為 0 時,output Q 被強制歸零,RST=1 時,則看 CLK,若 CLK 為 rising edge,則 output Q = D,其他時候 output Q keep 原本的 Q 值,直到 下次 rising edge 或 RST = 0 將 Q 歸零。此為 D flip/flop。

### f. Hspice code:

```
***********
 2 .inc '90nm bulk.l'
   .SUBCKT Inv DVDD GND In Out
 4
   *.PININFO DVDD:I GND:I In:I Out:O
   MN1 Out In GND GND NMOS 1=0.1u w=0.25u m=1
 6
   MP1 Out In DVDD DVDD PMOS 1=0.1u w=0.5u m=1
    ************
    .SUBCKT Nand DVDD GND In1 In2 Out
    *.PININFO DVDD:I GND:I In1:I In2:I Out:O
   MN1 X In1 GND GND NMOS 1=0.1u w=0.25u m=1
   MN2 Out In2 X GND NMOS 1=0.1u w=0.25u m=1
   MP1 Out In1 DVDD DVDD PMOS 1=0.1u w=0.5u m=1
   MP2 Out In2 DVDD DVDD PMOS 1=0.1u w=0.5u m=1
1.5
   .ENDS
   *************
16
   .SUBCKT Invv DVDD GND In Out
17
   *.PININFO DVDD:I GND:I In:I Out:O
18
19 MN1 Out In GND GND NMOS 1=0.1u w=0.25u m=1
20 MP1 Out In DVDD DVDD PMOS 1=0.1u w=0.5u m=1
21 MP2 Out In DVDD DVDD PMOS 1=0.1u w=0.5u m=1
   .ENDS
22
   ************
23
24 .SUBCKT PTL DVDD GND In In1 In2 Out
25
    *.PININFO DVDD:I GND:I In In1:I In2:I Out:O
26 MN1 Out In1 In GND NMOS 1=0.1u w=0.25u m=1
27 MP1 Out In2 In DVDD PMOS 1=0.1u w=0.5u m=1
28 .ENDS
   *************
30 .SUBCKT CLKInv DVDD GND In1 In2 In3 Out
   *.PININFO DVDD:I GND:I In1:I In2:I In3 Out:O
32 MN1 x In1 GND GND NMOS 1=0.1u w=0.25u m=1
33 MN2 Out In2 x GND NMOS 1=0.1u w=0.25u m=1
34 MP1 y In1 DVDD DVDD PMOS 1=0.1u w=0.5u m=1
35 MP2 Out In3 y DVDD PMOS 1=0.1u w=0.5u m=1
36 .ENDS
37 ********************
38 Vdd DVDD 0 1.8
39 Vss GND
              0 0
40
             0 pulse (0 1.8 100n 50n 50n 0.45u 1u)
41
    Vin D
42
    V1 CLK
             0 pulse (0 1.8 0.2u 50n 50n 0.2u 0.5u)
             0 pulse (0 1.8 0 50n 50n 0.9u 2u)
    V2 RST
43
44
45 x0 DVDD
             GND CLK invclk
                                Inv
46 x1 DVDD
             GND RST net3 net1 Nand
             GND net1 CLK invclk net2 PTL
47
    x2 DVDD
   x3 DVDD
48
              GND D invclk CLK net2
                                     CLKInv
    x4 DVDD
              GND net2 net3 Inv
49
              GND net3 CLK invclk net4
50
    x5 DVDD
              GND net4 RST net5 Nand
    x6 DVDD
51
52
    x7 DVDD
              GND net5 invclk CLK net4
                                         CLKInv
53 x8 DVDD
              GND net5 out
                              Invv
54
55
    .tran 10n 2.1u
56
    .op
57
    .option post
58 .end
```


# Layout 11: FA1

a. Transistor-level circuit:




b. Gate-level circuit:

這是 A xor B:



因此 Gate-level circuit 如下:



c. Inputs and outputs:


Inputs: A, B, Ci Outputs: Co, S

d. Truth table:

Α	В	Ci	Co	S

0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

# e. Hspice/ nWave simulation:



可以看出 8 種 input 組合,得出和 truth table 相同,此為 Full-Adder。

# f. Hspice code:

```
1 ***************
2 .inc '90nm bulk.l'
3 *****************
  .SUBCKT Inv DVDD GND In Out
  *.PININFO DVDD:I GND:I In:I Out:O
  MN1 Out In GND GND NMOS 1=0.1u w=0.25u m=1
   MP1 Out In DVDD DVDD PMOS 1=0.1u w=0.5u m=1
   .ENDS
   ************
  .SUBCKT Xor DVDD GND In In1 In2 Out
10
11
   *.PININFO DVDD:I GND:I In:I In1:I In2:I Out:O
12 MN1 Out In1 In GND NMOS 1=0.1u w=0.25u m=1
  MN2 Out In In1 GND NMOS 1=0.1u w=0.25u m=1
13
  MP1 Out In2 In DVDD PMOS 1=0.1u w=0.5u m=1
15
  MP2 Out In In2 DVDD PMOS 1=0.1u w=0.5u m=1
  .ENDS
16
   ************
17
18
  .SUBCKT Strange DVDD GND In1 In2 In3 Out
19 *.PININFO DVDD:I GND:I In1:I In2:I In3:I Out:O
20 MN1 X In2 GND GND NMOS 1=0.1u w=0.25u m=1
  MN2 Out In1 X GND NMOS 1=0.1u w=0.25u m=1
21
22
  MN3 Y In1 GND GND NMOS 1=0.1u w=0.25u m=1
23 MN4 Y In2 GND GND NMOS 1=0.1u w=0.25u m=1
24 MN5 Out In3 Y GND NMOS 1=0.1u w=0.25u m=1
25 MP1 Z In2 DVDD DVDD PMOS 1=0.1u w=0.5u m=1
26 MP2 Out In1 Z DVDD PMOS 1=0.1u w=0.5u m=1
27
  MP3 W In1 DVDD DVDD PMOS 1=0.1u w=0.5u m=1
  MP4 W In2 DVDD DVDD PMOS 1=0.1u w=0.5u m=1
28
29
  MP5 Out In3 W DVDD PMOS 1=0.1u w=0.5u m=1
  .ENDS
30
   *************
31
32
  Vdd DVDD 0 1.8
33
            0
                 0
  Vss GND
34
35
  Vin A
          0 pulse (0 1.8 0 50n 50n 0.2u 0.5u)
          0 pulse (0 1.8 0 50n 50n 0.4u 0.9u)
36
  V1 B
37 V2 CI 0 pulse (0 1.8 0 50n 50n 0.8u 1.7u)
38
39
40 x0 DVDD
             GND A invA
                          Inv
              GND CI invCI
41
   x1 DVDD
                           Inv
             GND B invA A net1
42
   x2 DVDD
                                  Xor
43 x3 DVDD
            GND net1 CI invCI net2
                                       Xor
44 x4 DVDD
            GND net2 S Inv
45 x5 DVDD
            GND A B CI net3 Strange
46 x6 DVDD
            GND net3 CO
                           Inv
47
48
49
50
  .tran 10n 2.4u
51 .op
52 .option post
53 .end
```