

# **Smart High-Side Power Switch**





#### 1 Overview

#### **Features**

- · One channel device
- Low Stand-by current
- 3.3 V to V<sub>s</sub> level capable input pin
- Electrostatic discharge protection (ESD)
- Optimized Electromagnetic Compatibility (EMC)
- Logic ground independent from load ground
- · Very low leakage current at OUT pin
- Compatible to cranking pulse requirement (test pulse 4 of ISO 7637 and cold start pulse in LV124)
- · Embedded diagnostic functions
- Embedded protection functions
- Green Product (RoHS compliant)
- · AEC Qualified

#### **Applications**

- Suitable for resistive, inductive and capacitive loads
- Replaces electromechanical relays, fuses and discrete circuits
- Most suitable for applications with high current loads, such as heating system, main switch for power distribution, start-stop power supply switch
- PWM applications with low frequencies

#### **Description**

The BTS50010-1TAD is a 1.0 m $\Omega$  single channel Smart High-Side Power Switch, embedded in a PG-TO-263-7-10 package, providing protective functions and diagnosis. It contains Infineon® ReverSave™ functionality. The power transistor is built by a N-channel power MOSFET with charge pump. It is specially designed to drive high current loads up to 80 A, for applications like switched battery couplings, power distribution switches, heaters, glow plugs, in the harsh automotive environment.



## **Smart High-Side Power Switch**



#### **Overview**

#### **Table 1** Product Summary

| Parameter  | Symbol               | Values     |
|--|----------------------|------------|
| Operating voltage range  | $V_{S(OP)}$          | 8 V 18 V   |
| Extended supply voltage including dynamic undervoltage capability              | $V_{S(DYN)}$         | 3.2 V 28 V |
| Maximum ON-state resistance ( $T_J = 150$ °C)                                  | $R_{\rm DS(ON)}$     | 2 mΩ       |
| Minimum nominal load current ( T <sub>A</sub> = 85°C)                          | / <sub>L(NOM)</sub>  | 40 A       |
| Typical current sense differential ratio                                       | $dk_{ILIS}$          | 52100      |
| Minimum short circuit current threshold  | / <sub>CL(0)</sub>   | 150 A      |
| Maximum stand-by current for the whole device with load ( $T_A = T_J = 85$ °C) | √ <sub>S (OFF)</sub> | 18 μΑ      |
| Maximum reverse battery voltage ( $T_A = 25^{\circ}\text{C for 2 min}$ )       | -V <sub>S(REV)</sub> | 16 V       |

#### **Embedded Diagnostic Functions**

- · Proportional load current sense
- Short circuit / Overtemperature detection
- Latched status signal after short circuit or overtemperature detection

#### **Embedded Protection Functions**

- Infineon® ReverSave™: Reverse battery protection by self turn ON of power MOSFET
- Infineon® Inversave: Inverse operation robustness capability
- · Secure load turn-OFF while device loss of GND connection
- Overtemperature protection with latch
- Short circuit protection with latch
- · Overvoltage protection with external components
- Enhanced short circuit operation
- Infineon® SMART CLAMPING

| Туре          | Package        | Marking          |
|---------------|----------------|------------------|
| BTS50010-1TAD | PG-TO-263-7-10 | <u>\$</u> 50010D |

# BTS50010-1TAD Smart High-Side Power Switch



# **Table of Contents**

| 1                  | Overview  | 1  |
|--------------------|---|----|
|                    | Table of Contents   | 3  |
|                    | List of Tables  | 5  |
|                    | List of Figures   | 6  |
| 2                  | Block Diagram   | 7  |
| 3                  | Pin Configuration   | 8  |
| 3.1                | Pin Assignment  | 8  |
| 3.2                | Pin Definitions and Functions   | 8  |
| 3.3                | Voltage and Current Definition  | 9  |
| 4                  | General Product Characteristics   | 10 |
| 4.1                | Absolute Maximum Ratings  | 10 |
| 4.2                | Functional Range  |    |
| 4.3                | Thermal Resistance  | 15 |
| 5                  | Functional Description  | 16 |
| 5.1                | Power Stage   | 16 |
| 5.1.1              | Output ON-State Resistance  | 16 |
| 5.1.2              | Switching Resistive Loads   | 16 |
| 5.1.3              | Switching Inductive Loads   | 16 |
| 5.1.3.1            | Output Clamping   | 16 |
| 5.1.3.2            | Maximum Load Inductance   | 17 |
| 5.1.4              | Switching Active Loads  |    |
| 5.1.5              | Inverse Current Capability  |    |
| 5.1.6              | PWM Switching   |    |
| 5.1.7              | Advanced switch-off behavior  |    |
| 5.2                | Input Pins  |    |
| 5.2.1              | Input Circuitry   |    |
| 5.2.2              | Input Pin Voltage   |    |
| 5.3                | Protection Functions  |    |
| 5.3.1              | Loss of Ground Protection   |    |
| 5.3.2              | Protection during Loss of Load or Loss of $V_s$ Condition                     |    |
| 5.3.3              | Undervoltage Behavior   |    |
| 5.3.4              | Overvoltage Protection  |    |
| 5.3.5              | Reverse Polarity Protection   |    |
| 5.3.6              | Overload Protection   |    |
| 5.3.6.1            | Activation of the Switch into Short Circuit (Short Circuit Type 1)            |    |
| 5.3.6.2            | Short Circuit Appearance when the Device is already ON (Short Circuit Type 2) |    |
| 5.3.6.3            | Influence of the battery wire inductance                                      |    |
| 5.3.7              | Temperature Limitation in the Power DMOS                                      |    |
| 5.4                | Diagnostic Functions  |    |
| 5.4.1              | IS Pin  |    |
| 5.4.2              | SENSE Signal in Different Operation Modes                                     |    |
| 5.4.3              | SENSE Signal in the Nominal Current Range                                     |    |
| 5.4.3.1<br>5.4.3.2 | SENSE Signal Variation and Calibration  |    |
| J.4.3.Z            | SENSE Signal Timing   | 34 |

# **Smart High-Side Power Switch**



| 9       | Pavision History                                     | 50 |
|---------|--|----|
| 8       | Package Outlines                                     | 49 |
| 7.1     | Further Application Information                      | 48 |
| 7       | Application Information                              | 47 |
| 6.2     | Typical Performance Characteristics                  | 41 |
| 6.1     | Electrical Characteristics Table                     | 35 |
| 6       | Electrical Characteristics BTS50010-1TAD             | 35 |
| 5.4.3.4 | SENSE Signal in Case of Over Load                    | 34 |
| 5.4.3.3 | SENSE Signal in Case of Short Circuit to $V_{\rm S}$ |    |

# **Smart High-Side Power Switch**



# **List of Tables**

| Table 1 | Product Summary                           |    |
|---------|---|----|
| Table 2 | Absolute Maximum Ratings                  |    |
| Table 3 | Functional Range                          |    |
| Table 4 | Thermal Resistance                        | 15 |
| Table 5 | Sense Signal, Function of Operation Mode  | 30 |
| Table 6 | Electrical Characteristics: BTS50010-1TAD | 35 |
| Table 7 | Bill of material                          | 48 |

5

# **Smart High-Side Power Switch**



# **List of Figures**

| Figure 1  | Block Diagram for the BTS50010-1TAD   | . 7  |
|-----------|---|------|
| Figure 2  | Pin Configuration   | . 8  |
| Figure 3  | Voltage and Current Definition  | . 9  |
| Figure 4  | Maximum Single Pulse Current vs. Pulse Time, $T_J \le 150^{\circ}\text{C}$ , $T_{PIN} = 85^{\circ}\text{C}$ | . 12 |
| Figure 5  | Maximum Energy Dissipation for Inductive Switch OFF, $E_A$ vs. $I_L$ at $I_S$ = 13.5 V                      | . 13 |
| Figure 6  | Maximum Energy Dissipation Repetitive Pulse temperature derating  | . 13 |
| Figure 7  | Typical Transient Thermal Impedance $Z_{th(JA)} = f(time)$ for Different PCB Conditions                     | . 15 |
| Figure 8  | Switching a Resistive Load: Timing  |      |
| Figure 9  | Output Clamp  | . 17 |
| Figure 10 | Switching an Inductance   | . 17 |
| Figure 11 | Boundary conditions for switching active loads at low $V_S$ with low initial $V_{DS}$ voltage.              |      |
|           | ( Not subject to production test, specified by design) 18   |      |
| Figure 12 | Inverse Current Circuitry   | . 19 |
| Figure 13 | Inverse Behavior - Timing Diagram   | . 19 |
| Figure 14 | Switching in PWM  | 20   |
| Figure 15 | Input Pin Circuitry   |      |
| Figure 16 | Diagram of Diagnosis & Protection Block   | . 22 |
| Figure 17 | Loss of Ground Protection with External Components  | . 22 |
| Figure 18 | Loss of $V_S$   | . 23 |
| Figure 19 | Loss of Load  | . 23 |
| Figure 20 | Undervoltage Behavior   | 24   |
| Figure 21 | Overvoltage Protection with External Components   | 25   |
| Figure 22 | Reverse Polarity Protection with External Components  | . 26 |
| Figure 23 | Oscillations at VS pin  | 27   |
| Figure 24 | Consecutive short circuit events  | . 27 |
| Figure 25 | RC Snubber circuits: between VS pin and module GND; between VS pin and device GND                           | 28   |
| Figure 26 | Overload Protection   | 29   |
| Figure 27 | Diagnostic Block Diagram  | 30   |
| Figure 28 | Current Sense for Nominal and Overload Condition  | 31   |
| Figure 29 | Improved Current Sense Accuracy after 2-Point Calibration   | . 33 |
| Figure 30 | Fault Acknowledgement   |      |
| Figure 31 | Application Diagram with BTS50010-1TAD  | 47   |
| Figure 32 | PG-TO-263-7-10 (RoHS-Compliant)   | 49   |

6



**Block Diagram** 

# 2 Block Diagram




Figure 1 Block Diagram for the BTS50010-1TAD



**Pin Configuration** 

# 3 Pin Configuration

# 3.1 Pin Assignment




Figure 2 Pin Configuration

## 3.2 Pin Definitions and Functions

| Pin            | Symbol | Function  |
|----------------|--------|---|
| 1              | GND    | GrouND; Signal Ground   |
| 2              | IN     | INput; Digital signal to switch ON channel ("high" active)            |
| 3              | IS     | Sense; Analog/Digital signal for diagnosis, if not used: left open    |
| 4, Cooling tab | VS     | Supply Voltage; Battery voltage                                       |
| 5, 6, 7        | OUT    | <b>OUTput;</b> Protected high side power output channel <sup>1)</sup> |

<sup>1)</sup> All output pins are internally connected and they also have to be connected together on the PCB. Not shorting all outputs on PCB will considerably increase the ON-state resistance and decrease the current sense / overcurrent tripping accuracy. PCB traces have to be designed to withstand the maximum current.



**Pin Configuration** 

# 3.3 Voltage and Current Definition

Figure 3 shows all terms used in this Data Sheet, with associated convention for positive values.




Figure 3 Voltage and Current Definition

#### **General Product Characteristics**

#### **General Product Characteristics** 4

#### **Absolute Maximum Ratings** 4.1

Absolute Maximum Ratings<sup>1)</sup> Table 2

 $T_J = -40$ °C to +150°C; (unless otherwise specified)

| Parameter  | Symbol                          |                        | Valu | es                     | Unit | Note or   | Number  |  |
|--|---------------------------------|------------------------|------|------------------------|------|---|---------|--|
|  |                                 | Min.                   | Тур. | Max.                   |      | <b>Test Condition</b>   |         |  |
| Supply Voltages  |                                 |                        | ·    | ·                      |      |   |         |  |
| Supply Voltage   | $V_{S}$                         | -0.3                   | _    | 28                     | V    | _   | P_4.1.1 |  |
| Reverse Polarity Voltage   | $-V_{S(REV)}$                   | 0                      | -    | 16                     | V    | t < 2  min<br>$T_A = 25^{\circ}\text{C}$<br>$R_L \ge 0.5 \Omega$  | P_4.1.2 |  |
| Load Dump Voltage  | $V_{\mathrm{BAT}(\mathrm{LD})}$ | _                      | _    | 45                     | V    | 3) $R_{\rm I} = 2 \Omega$<br>$R_{\rm L} = 2.2 \Omega$<br>$R_{\rm IS} = 1 \text{ k}\Omega$<br>$R_{\rm IN} = 4.7 \text{ k}\Omega$   | P_4.1.5 |  |
| Short Circuit Capability   |                                 |                        |      |                        |      |   |         |  |
| Supply Voltage for Short Circuit Protection                                | V <sub>S(SC)</sub>              | 5                      | -    | 20                     | V    | $^{4)}R_{ECU} = 20 \text{ m}\Omega$ $L_{ECU} = 1 \text{ μH}$ $R_{cable} = 6 \text{ m}\Omega/\text{m}$ $L_{cable} = 1 \text{ μH/m}$ $I = 0 \text{ to } 5 \text{ m}$ R, C as shown in Figure 31 See Chapter 5.3 | P_4.1.3 |  |
| Short Circuit is Permanent: IN<br>Pin Toggles Short Circuit (SC<br>type 1) | $n_{RSC1}$                      | _                      | -    | 1 million<br>(Grade A) | _    | 5)  | P_4.1.4 |  |
| GND Pin  |                                 |                        | 1    |                        |      |   | 11      |  |
| Current through GND pin  | / <sub>GND</sub>                | -15<br>_ <sup>6)</sup> | -    | 10 <sup>7)</sup><br>15 | mA   | -<br>t≤2 min  | P_4.1.6 |  |
| Input Pin  |                                 |                        | ·    | ·                      |      |   |         |  |
| Voltage at IN pin  | $V_{IN}$                        | -0.3                   | -    | $V_{S}$                | V    | -   | P_4.1.7 |  |
| Current through IN pin   | 1 <sub>N</sub>                  | -5<br>-5               | -    | 5<br>50 <sup>6)</sup>  | mA   | -<br>t≤2 min  | P_4.1.8 |  |
| Maximum Retry Cycle Rate in Fault Condition                                | $f_{\rm fault}$                 | -                      | -    | 1                      | Hz   | -   | P_4.1.9 |  |

## **Smart High-Side Power Switch**



#### **General Product Characteristics**

# Table 2 Absolute Maximum Ratings<sup>1)</sup> (cont'd)

 $T_1 = -40$ °C to +150°C; (unless otherwise specified)

| Parameter   | Symbol                | Values                 |      |                  | Unit | Note or   | Number   |
|---|-----------------------|------------------------|------|------------------|------|---|----------|
|   |                       | Min.                   | Тур. | Max.             |      | <b>Test Condition</b>   |          |
| Sense Pin   |                       |                        |      |                  |      |   |          |
| Voltage at IS pin   | $V_{\rm IS}$          | -0.3                   | -    | V <sub>S</sub>   | V    | -   | P_4.1.10 |
| Current through IS Pin  | I <sub>IS</sub>       | -15<br>_ <sup>6)</sup> | _    | 10 <sup>7)</sup> | mA   | -<br>t≤2 min  | P_4.1.11 |
| Power Stage   |                       |                        |      |                  |      |   |          |
| Maximum Energy Dissipation by<br>Switching Off Inductive Load<br>Single Pulse over Lifetime | E <sub>AS</sub>       | -                      | -    | 3000             | mJ   | $V_{\rm S} = 13.5 \text{ V}$ $I_{\rm L} = I_{\rm L(NOM)} = 40 \text{A}$ $I_{\rm L(NOM)} \leq 150 ^{\circ} \text{C}$ See <b>Figure 5</b>   | P_4.1.12 |
| Maximum Energy Dissipation<br>Repetitive Pulse  | E <sub>AR</sub>       | -                      | -    | 460              | mJ   | <sup>8)</sup> $V_S = 13.5 \text{ V}$<br>$I_L = I_{L(NOM)} = 40 \text{A}$<br>$I_{L(NOM)} \le 105 ^{\circ} \text{C}$<br>See <b>Figure 5</b> | P_4.1.13 |
| Maximum Energy Dissipation<br>Repetitive Pulse  | $\mathcal{E}_{AR}$    | -                      | -    | 235              | mJ   | 8) $V_S$ = 13.5 V<br>$I_L$ = 80A<br>$I_{J(0)}$ ≤ 105°C<br>See <b>Figure 5</b>   | P_4.1.14 |
| Average Power Dissipation   | $P_{TOT}$             | -                      | -    | 200              | W    | τ <sub>C</sub> = -40°C to<br>150°C  | P_4.1.15 |
| Voltage at OUT Pin  | $V_{OUT}$             | -64                    | _    | _                | V    | _   | P_4.1.21 |
| Temperatures  |                       |                        |      |                  | 11   |   |          |
| Junction Temperature  | $T_{J}$               | -40                    | _    | 150              | °C   | _   | P_4.1.16 |
| Dynamic Temperature Increase while Switching  | Δ Τ,                  | -                      | -    | 60               | K    | See Chapter 5.3   | P_4.1.17 |
| Storage Temperature   | $T_{\rm STG}$         | -55                    | _    | 150              | °C   | -   | P_4.1.18 |
| ESD Susceptibility  |                       |                        |      |                  |      |   |          |
| ESD Susceptibility (all Pins)   | V <sub>ESD(HBM)</sub> | -2                     | -    | 2                | kV   | HBM <sup>9)</sup>   | P_4.1.19 |
| ESD Susceptibility OUT Pin vs. GND / $V_{\rm S}$  | V <sub>ESD(HBM)</sub> | -4                     | -    | 4                | kV   | HBM <sup>9)</sup>   | P_4.1.20 |

- 1) Not subject to production test, specified by design.
- 2) The device is mounted on a FR4 2s2p board according to Jedec JESD51-2,-5,-7 at natural convection.
- 3)  $V_{S(LD)}$  is setup without DUT connected to the generator per ISO 7637-1.
- 4) In accordance to AEC Q100-012, Figure-1 Test Circuit.
- 5) In accordance to AEC Q100-012, Chapter 3 conditions. Short circuit conditions deviating from AEC Q100-012 may influence the specified short circuit cycle number in the Data Sheet.
- 6) The total reverse current (sum of  $I_{GND}$ ,  $I_{IS}$  and  $I_{IN}$ ) is limited by  $I_{S(REV) \text{ max}}$  and  $I_{REV}$ .
- 7)  $T_{\rm C} \le 125^{\circ}{\rm C}$
- 8) Setup with repetitive EAR and superimposed TC conditions (like AEC-Q100-PTC,  $\leq 10^6$  pulses with E  $\leq E_{AR}$ ,  $\leq 10^3$  passive temperature cycles), parameter drift within datasheet limits possible
- 9) ESD susceptibility, HBM according to ANSI/ESDA/JEDEC JS-001.

#### **Smart High-Side Power Switch**



#### **General Product Characteristics**

#### **Notes**

- 1. Stresses above the ones listed here may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
- 2. Integrated protection functions are designed to prevent IC destruction under fault conditions described in the Data Sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are not designed for continuous repetitive operation.




Figure 4 Maximum Single Pulse Current vs. Pulse Time,  $T_J \le 150$ °C,  $T_{PIN} = 85$ °C

Note: Above diagram shows the maximum single pulse current that can be maintained by the internal power stage bond wires for a given pulse time  $t_{pulse}$ . The maximum reachable current may be smaller depending on the device current limitation level. The maximum reachable pulse time may be shorter due to thermal protection of the device.  $T_{PIN}$  is the temperature of pins 5, 6 and 7.



#### **General Product Characteristics**




Figure 5 Maximum Energy Dissipation for Inductive Switch OFF,  $E_A$  vs.  $I_L$  at  $V_S = 13.5 \text{ V}$ 




Figure 6 Maximum Energy Dissipation Repetitive Pulse temperature derating

## **Smart High-Side Power Switch**



#### **General Product Characteristics**

# 4.2 Functional Range

Table 3 Functional Range

| Parameter  | Symbol                 | mbol Values       |      |      | Unit | Note or  | Number  |
|--|------------------------|-------------------|------|------|------|--|---------|
|  |                        | Min.              | Тур. | Max. |      | Test Condition   |         |
| Supply Voltage Range for Nominal Operation   | $V_{S(NOM)}$           | 8                 | -    | 18   | V    | -  | P_4.2.1 |
| Supply Voltage Range for Extended Operation  | $V_{S(EXT)}$           | 5.3               | _    | 28   | V    | 1) $V_{IN} \ge 2.2 \text{ V}$ $I_L \le I_{L(NOM)}$ $T_J \le 25^{\circ}\text{C}$ Parameter deviations possible          | P_4.2.2 |
|  | $V_{S(EXT)}$           | 5.5               | -    | 28   | V    | 1) $V_{IN} \ge 2.2 \text{ V}$ $I_L \le I_{L(NOM)}$ $T_J = 150^{\circ}\text{C}$ Parameter deviations possible           |         |
| Supply Voltage Range for<br>Extended Operation<br>Dynamic Undervoltage<br>Capability | $V_{S(EXT,DYN)}$       | 3.2 <sup>2)</sup> | -    | -    | V    | <sup>1)</sup> acc. to ISO 7637   | P_4.2.3 |
| Supply Undervoltage<br>Shutdown  | V <sub>S(UV)</sub>     | -                 | -    | 4.5  | V    | $I_{IN}$ ≥ 2.2 V<br>$R_{L}$ = 270 Ω<br>$V_{S}$ decreasing<br>See <b>Figure 20</b>                                      | P_4.2.4 |
| Slewrate at OUT  | $ dV_{DS}/dt $         | -                 | -    | 10   | V/µs | 1)   V <sub>DS</sub>   < 3V<br>See <b>Chapter 5.1.4</b>  | P_4.2.7 |
| Slewrate at OUT  | d V <sub>DS</sub> /d t | -                 | -    | 0.2  | V/µs | 1) $V_{S(EXT)} < V_{S} < 8 \text{ V}$<br>$0 < V_{DS} < 1 \text{ V}$<br>$t < t_{ON(DELAY)}$<br>See <b>Chapter 5.1.4</b> | P_4.2.8 |

<sup>1)</sup> Not subject to production test. Specified by design

Note:

Within the functional or operating range, the IC operates as described in the circuit description. The electrical characteristics are specified within the conditions given in the Electrical Characteristics table.

<sup>2)</sup>  $T_A = 25$ °C;  $R_L = 0.5 \Omega$ ; pulse duration 6 ms; cranking capability is depending on load and must be verified under application conditions

# **(infineon**

#### **General Product Characteristics**

#### 4.3 Thermal Resistance

Note:

This thermal data was generated in accordance with JEDEC JESD51 standards. For more information, go to www.jedec.org.

Table 4 Thermal Resistance

| Parameter           | Symbol                  | Values |      | Unit | Note or | Number         |         |
|---------------------|-------------------------|--------|------|------|---------|----------------|---------|
|                     |                         | Min.   | Тур. | Max. |         | Test Condition |         |
| Junction to Case    | $R_{\mathrm{thJC}}$     | _      | -    | 0.5  | K/W     | 1)             | P_4.3.1 |
| Junction to Ambient | R <sub>thJA(2s2p)</sub> | -      | 20   | _    | K/W     | 1)2)           | P_4.3.2 |
| Junction to Ambient | $R_{\mathrm{thJA}}$     | -      | 70   | _    | K/W     | 1)3)           | P_4.3.3 |

- 1) Not subject to production test, specified by design.
- 2) Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 2s2p board; The Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with 2 inner copper layers (2 × 70  $\mu$ m Cu, 2 × 35  $\mu$ m Cu). Where applicable a thermal via array under the exposed pad contacted the first inner copper layer.  $T_A$  = 25°C. Device is dissipating 2 W power.
- 3) Specified  $R_{thJA}$  value is according to Jedec JESD51-2,-5,-7 at natural convection on FR4 1s0p board; the Product (Chip+Package) was simulated on a 76.2 × 114.3 × 1.5 mm board with only one top copper layer 1 × 70  $\mu$ m.  $T_A$  = 25°C. Device is dissipating 2 W power.

**Figure 7** is showing the typical thermal impedance of BTS50010-1TAD mounted according to JEDEC JESD51-2,-5,-7 at natural convection on FR4 1s0p and 2s2p boards.




Figure 7 Typical Transient Thermal Impedance  $Z_{th(JA)} = f(time)$  for Different PCB Conditions



# 5 Functional Description

#### 5.1 Power Stage

The power stage is built by a N-channel power MOSFET (DMOS) with charge pump.

#### **5.1.1** Output ON-State Resistance

The ON-state resistance  $R_{\rm DS(ON)}$  depends on the supply voltage as well as the junction temperature  $T_{\rm J}$ . Page 42 shows the dependencies in terms of temperature and supply voltage, for the typical ON-state resistance. The behavior in reverse polarity is described in **Chapter 5.3.5**.

A HIGH signal (see **Chapter 5.2**) at the input pin causes the power DMOS to switch ON with a dedicated slope, which is optimized in terms of EMC emission.

#### **5.1.2** Switching Resistive Loads

**Figure 8** shows the typical timing when switching a resistive load. The power stage has a defined switching behavior. Defined slew rates results in lowest EMC emission at minimum switching losses.




Figure 8 Switching a Resistive Load: Timing

## **5.1.3** Switching Inductive Loads

#### 5.1.3.1 Output Clamping

When switching OFF inductive loads with high side switches, the voltage  $V_{\text{OUT}}$  drops below ground potential, because the inductance intends to continue driving the current. To prevent the destruction of the device due to high voltages, there is a Infineon SMART CLAMPING mechanism implemented that keeps negative output voltage to a certain level ( $V_{\text{S}} - V_{\text{DS(CL)}}$ ). Please refer to **Figure 9** and **Figure 10** for details. Nevertheless, the maximum allowed load inductance remains limited.






Figure 9 Output Clamp




Figure 10 Switching an Inductance

The BTS50010-1TAD provides Infineon SMART CLAMPING functionality. To increase the energy capability, the clamp voltage  $V_{DS(CL)}$  increases with junction temperature  $T_J$  and with load current  $I_L$ . Refer to Page 44.

#### 5.1.3.2 Maximum Load Inductance

During demagnetization of inductive loads, energy must be dissipated in the BTS50010-1TAD. This energy can be calculated with following equation:

$$E = V_{DS(CL)} \times \frac{L}{R_L} \times \left[ \frac{V_S - V_{DS(CL)}}{R_L} \times \ln \left( 1 - \frac{R_L \times I_L}{V_S - V_{DS(CL)}} \right) + I_L \right]$$
(5.1)

#### **Smart High-Side Power Switch**



#### **Functional Description**

Following equation simplifies under the assumption of  $R_1 = 0 \Omega$ .

$$E = \frac{1}{2} \times L \times I_L^2 \times \left(1 - \frac{V_S}{V_S - V_{DS(CL)}}\right)$$
(5.2)

The energy, which is converted into heat, is limited by the thermal design of the component. See **Figure 5** for the maximum allowed energy dissipation as function of the load current.

#### 5.1.4 Switching Active Loads

When switching generative or electronic loads such as motors or secondary ECUs which have the ability to feed back voltage disturbances to the OUT pins, special attention is required about the resulting absolute and dynamic voltage  $V_{\rm DS}$  between VS pin and OUT pins.

To maintain device functionality it is required to limit the maximum positive or negative slew rate of  $V_{DS} = V_S - V_{OUT}$  below  $|dV_{DS}/dt|$  (parameter P\_4.2.7).

In case the device operates at low battery voltage ( $V_S < V_{S(NOM), Min}$ ) where the load feeds back a positive output voltage reaching almost VS potential ( $0 < V_{DS} < 1 \text{ V}$ ), it has to be ensured that for each activation (turn-on event), where the device is commanded on by applying  $V_{IN(H)}$  at IN pin, a maximum positive or negative slew rate of  $V_{DS}$  below  $|d V_{DS}/dt|$  (parameter P\_4.2.8) will not be exceeded until  $t_{ON(DELAY)}$  has expired.

Also in the case of low  $V_S$  and low  $V_{DS}$  during the rising edge of IN, the device might not turn on. **Figure 11** shows the worst case boundary condition. In such condition, if the device does not turn on, it will be latched.




Figure 11 Boundary conditions for switching active loads at low  $V_S$  with low initial  $V_{DS}$  voltage. (Not subject to production test, specified by design)

For loads that generate steady or dynamic voltage at the OUT pins which is higher than voltage at VS pin please consider **Chapter 5.1.5**.



## 5.1.5 Inverse Current Capability

In case of inverse current, meaning a voltage  $V_{\text{OUT(INV)}}$  at the output higher than the supply voltage  $V_{\text{S}}$ , a current  $I_{\text{L(INV)}}$  will flow from output to  $V_{\text{S}}$  pin via the body diode of the power transistor (please refer to **Figure 12**). In case the IN pin is HIGH, the power DMOS is already activated and will continue to remain in ON state during the inverse event. In case, the input goes from "L" to "H", the DMOS will be activated even during an inverse event. Under inverse condition, the device is not overtemperature / overload protected. During inverse mode at ON the sense pin will provide a leakage current of less or equal to  $I_{\text{ISO}}$ . Due to the limited speed of INV comparator, the inverse duration needs to be limited.




Figure 12 Inverse Current Circuitry




Figure 13 Inverse Behavior - Timing Diagram

#### **Smart High-Side Power Switch**



#### **Functional Description**

#### 5.1.6 PWM Switching

The switching losses during this operation should be properly considered (see following equation):

 $P_{\text{TOTAL}} = \text{(switching\_ON\_energy + switching\_OFF\_energy + } t_{\text{L}}^2 \times R_{\text{DS(ON)}} \times t_{\text{DC}}) / \text{period}$ 

PWM switching application slightly above  $t_{\text{IN(RESETDELAY)}}$  parameter (see **Figure 26**) with calculated power dissipation  $P_{\text{TOTAL}} > P_{\text{TOT}}$  parameter limit causes an effective increase in  $\mathcal{T}_{\text{J(TRIP)}}$  parameter.

In the event of a fault condition it has to be ensured, that the PWM frequency will not exceed a maximum retry frequency of  $f_{\text{FAULT}}$  (parameter P\_4.1.9). With this measure the short circuit robustness  $n_{\text{RSC1}}$  (parameter P\_4.1.4) can be utilized. Operation at nominal PWM frequency can only be restored, once the fault condition is overcome.




Figure 14 Switching in PWM

#### 5.1.7 Advanced switch-off behavior

In order to reduce device stress when switching OFF critical loads and/or critical load conditions, the device provides an advanced switch off functionality which results in a typically ten times faster switch off behavior. This fast switch off functionality is triggered by one the following conditions:

- The device is commanded off by applying  $V_{\text{IN(L)}}$  at the IN pin. During the switch OFF operation the OUT pins' voltage in respect to GND pin drops to typically -3 V or below (typically  $V_{\text{OUT}} V_{\text{GND}} \le -3 \text{ V}$ ).
- The device is commanded on or is already in on-state. The device then detects a short circuit condition
   (\( \lambda\_{\text{L}} \geq \ell\_{\text{CL}(0)} \)) and initiates a protective switch off. Please refer to **Chapter 5.3.6.1** and **Chapter 5.3.6.2** for details.



#### 5.2 Input Pins

#### 5.2.1 Input Circuitry

The input circuitry is compatible with 3.3 V and 5 V microcontrollers or can be directly driven by  $V_S$ . The concept of the input pin is to react to voltage threshold. With the Schmitt trigger, the output is either ON or OFF. **Figure 15** shows the electrical equivalent input circuitry.




Figure 15 Input Pin Circuitry

#### 5.2.2 Input Pin Voltage

The IN uses a comparator with hysteresis. The switching ON / OFF takes place in a defined region, set by the threshold  $V_{\text{IN(L) Max}}$  and  $V_{\text{IN(H) Min.}}$  The exact value where ON and OFF take place depends on the process, as well as the temperature. To avoid cross talk and parasitic turn ON and OFF, an hysteresis is implemented. This ensures immunity to noise.

#### **5.3** Protection Functions

The device provides embedded protective functions. Integrated protection functions are designed to prevent the destruction of the IC from fault conditions described in the Data Sheet. Fault conditions are considered as "outside" normal operating range. Protection functions are designed neither for continuous nor for repetitive operation.

Figure 16 describes the typical functionality of the diagnosis and protection block.






Figure 16 Diagram of Diagnosis & Protection Block

#### 5.3.1 Loss of Ground Protection

In case of loss of module or device ground, where the load remains connected to ground, the device protects itself by automatically turning OFF (when it was previously ON) or remains OFF, regardless of the voltage applied at IN pin. It is recommended to use input resistors between the microcontroller and the BTS50010-1TAD to ensure switching OFF of channel. In case of loss of module or device ground, a current (/<sub>OUT(GND)</sub>) can flow out of the DMOS. **Figure 17** sketches the situation.




Figure 17 Loss of Ground Protection with External Components

# 5.3.2 Protection during Loss of Load or Loss of $V_S$ Condition

In case of loss of load with charged primary inductances the supply voltage transient has to be limited. It is recommended to use a Zener diode, a varistor or  $V_S$  clamping power switches with connected loads in parallel. The voltage must be limited according to the minimum value of the parameter 6.1.33 indicated in **Table 6**.

#### **Smart High-Side Power Switch**



#### **Functional Description**

In case of loss of  $V_S$  connection with charged inductive loads, a current path with sufficient load current capability has to be provided, to demagnetize the charged inductances. It is recommended to protect the device using a Zener diode together with a diode ( $V_{Z1} + V_{D1} < 16 \text{ V}$ ), with path (A) or path (B) as shown in **Figure 18**.

For a proper restart of the device after loss of  $V_s$ , the input voltage must be delayed compared to the supply voltage ramp up. This can be realized by a capacitor between IN and GND (see **Figure 31**).

For higher clamp voltages, currents through all pins have to be limited according to the maximum ratings. Please see **Figure 18** and **Figure 19** for details.




Figure 18 Loss of  $V_{c}$ 




Figure 19 Loss of Load



#### 5.3.3 Undervoltage Behavior

If the device is already ON and the power supply decreases but remains above the  $V_{S(UV)}$ , no effect is observed and the device keeps on working normally (case 1, **Figure 20**)

If the power supply falls below the  $V_{S(UV)}$  but remains above the  $V_{S(EXT,DYN)}$ , the device turns off, but it turns automatically on again when the power supply goes above Min.  $V_{S(EXT)}$  (case 2, **Figure 20**).

In case the power supply becomes lower than  $V_{S(EXT,DYN)}$ , the device turns off and can be switched on again only after a reset signal at the IN pin, provided that the power supply is higher than Min.  $V_{S(EXT)}$  (case 3, **Figure 20**).




Figure 20 Undervoltage Behavior



#### 5.3.4 Overvoltage Protection

In case  $V_{S(SC)_{max}} < V_S < V_{DS(CL)}$ , the device will switch ON/OFF normally as in the nominal voltage range.

Parameters may deviate from the specified limits and lifetime is reduced. This specially impacts the short circuit robustness, as well as the maximum energy  $E_{AS}$  and  $E_{AR}$  the device can handle.

The BTS50010-1TAD provides Infineon SMART CLAMPING functionality, which suppresses excessive transient overvoltage by actively clamping the overvoltage across the power stage and the load. This is achieved by controlling the clamp voltage  $V_{DS(CL)}$  depending on the junction temperature  $T_J$  and the load current  $I_L$  (see **Figure 21** for details).




Figure 21 Overvoltage Protection with External Components

#### 5.3.5 Reverse Polarity Protection

In case of reverse polarity, the intrinsic body diode of the power DMOS causes power dissipation. To limit the risk of overtemperature, the device provides Infineon® ReverSave™ functionality. The power in this intrinsic body diode is limited by turning the DMOS ON. The DMOS resistance is then equal to  $R_{DS(REV)}$ .

Additionally, the current into the logic has to be limited. The device includes a  $R_{VS}$  resistor which limits the current in the diodes. To avoid overcurrent in the  $R_{VS}$  resistor, it is nevertheless recommended to use a  $R_{IN}$  resistor. Please refer to maximum current described in **Chapter 4.1**.

Figure 22 shows a typical application.

 $R_{\rm IS}$  is used to limit the current in the sense transistor, which behaves as a diode.

The recommended typical value for  $R_{\rm IN}$  is 4.7 k $\Omega$  and for  $R_{\rm IS}$  1 k $\Omega$ .






Figure 22 Reverse Polarity Protection with External Components

#### 5.3.6 Overload Protection

In case of overload, high inrush current or short circuit to ground, the BTS50010-1TAD offers several protection mechanisms. Any protective switch OFF latches the output. To restart the device, it is necessary to set IN = LOW for  $t > t_{\text{IN(RESETDELAY)}}$ . This behavior is known as latch behavior. **Figure 26** gives a sketch of the situation.

#### 5.3.6.1 Activation of the Switch into Short Circuit (Short Circuit Type 1)

When the switch is activated into short circuit, the current will raise until reaching the  $I_{CL(0)}$  value. After  $t_{OFF(TRIP)}$ , the device will turn OFF and latches until the IN pin is set to low for  $t > t_{IN(RESETDELAY)}$ . Under certain supply undervoltage shutdown conditions (for example  $V_S < V_{S(EXT,DYN)}$ ) the latched fault may be reset. For overload (short circuit or overtemperature), the maximum retry cycle ( $f_{fault}$ ) under fault condition must be considered.

#### 5.3.6.2 Short Circuit Appearance when the Device is already ON (Short Circuit Type 2)

When the device is in ON state and a short circuit to ground appears at the output (SC2) with an overcurrent higher than  $I_{\text{CL}(0)}$  for a time longer than  $I_{\text{OFF(TRIP)}}$ , the device automatically turns OFF and latches until the IN pin is set to low for  $t > t_{\text{IN(RESETDELAY)}}$ . Under certain supply undervoltage shutdown conditions (for example  $V_{\text{S}} < V_{\text{S(EXT,DYN)}}$ ) the latched fault may be reset.

## 5.3.6.3 Influence of the battery wire inductance

The wire between the battery and the VS pin includes typically some parasitic inductance.

When the device switches off due to a short circuit event, the energy stored in the line inductance together with the capacitance (either the capacitor placed at VS pin or the internal capacitance between drain and source) could trigger an oscillatory behavior on the supply line at short circuit turn-off (see **Figure 23**), whose frequency depends on the inductance and capacitance values.






Figure 23 Oscillations at VS pin

The oscillations can pull the VS pin voltage to GND or even below. In some cases this behaviour may cause the device to reset the fault generated by the overcurrent event. As consequence the device may switch on again, as soon as the VS reaches an adequate value. The short circuit condition will be detected again and then the device will switch off. Short circuits and resets of the fault condition may repeatedly occur (see **Figure 24**).




Figure 24 Consecutive short circuit events

#### **Smart High-Side Power Switch**



#### **Functional Description**

Potential solutions to dampen such oscillation and to achieve an effectively latching overcurrent protection is a RC snubber network, which needs to be connected between the VS pin and device or module GND. **Figure 25** shows RC snubber circuits for each GND connection. For detailed information see **Chapter 7**.




Figure 25 RC Snubber circuits: between VS pin and module GND; between VS pin and device GND

The design of the most suitable RC snubber network is beyond the scope of this chapter. Nevertheless the recommendation given in **Chapter 7** contribute to effectively dampen the oscillation for typical line inductance and CVS.

#### **5.3.7** Temperature Limitation in the Power DMOS

The BTS50010-1TAD incorporates an absolute ( $T_{J(TRIP)}$ ) temperature sensor. Activation of the sensor will cause an overheated channel to switch OFF to prevent destruction. The device restarts when the IN pin is set to low for  $t > t_{IN(RESETDELAY)}$  and the temperature has decreased below  $T_{J(TRIP)} - \Delta T_{J(TRIP)}$ . Under certain undervoltage shutdown conditions (for example below  $V_{S(EXT,DYN)}$ ) the latched fault might be reset.






Figure 26 Overload Protection

The current sense exact signal timing can be found in the **Chapter 5.4**. It is represented here only for device's behavior understanding.

In order to allow the device to detect overtemperature conditions and react effectively, it is recommended to limit the power dissipation below  $P_{TOT}$  (parameter 4.1.15).

#### **5.4** Diagnostic Functions

For diagnosis purposes, the BTS50010-1TAD provides a combination of digital and analog signal at pin IS.

#### 5.4.1 IS Pin

The BTS50010-1TAD provides an enhanced current sense signal called  $I_{\rm IS}$  at pin IS. As long as no "hard" failure mode occurs (short circuit to GND / overcurrent / overtemperature) and the condition  $V_{\rm IS} \leq V_{\rm OUT}$  - 5 V is fulfilled, a proportional signal to the load current is provided. The complete IS pin and diagnostic mechanism is described in **Figure 27**. The accuracy of the sense current depends on temperature and load current. In case of failure, a fixed  $I_{\rm IS(FAULT)}$  is provided. In order to enable the fault current reporting, the condition  $V_{\rm S}$  -  $V_{\rm OUT}$  > 2 V must be fulfilled. In order to get the fault current in the specified range, the condition  $V_{\rm S}$  -  $V_{\rm IS} \geq 5$  V must be fulfilled.

## **Smart High-Side Power Switch**



#### **Functional Description**




Figure 27 Diagnostic Block Diagram

# 5.4.2 SENSE Signal in Different Operation Modes

Table 5 Sense Signal, Function of Operation Mode<sup>1)</sup>

| Operation mode                    | Input Level | Output Level $V_{\text{OUT}}$ | Diagnostic Output (IS) <sup>2)</sup>                        |
|-----------------------------------|-------------|-------------------------------|---|
| Normal operation                  | LOW (OFF)   | ~ GND                         | / <sub>IS(OFF)</sub>  |
| Short circuit to GND              |             | GND                           | / <sub>IS(OFF)</sub>  |
| Overtemperature                   |             | ~ GND                         | / <sub>IS(OFF)</sub>  |
| Short circuit to VS               |             | V <sub>S</sub>                | / <sub>IS(OFF)</sub>  |
| Open Load                         |             | Z                             | / <sub>IS(OFF)</sub>  |
| Inverse current                   |             | > V <sub>S</sub>              | / <sub>IS(OFF)</sub>  |
| Normal operation                  | HIGH (ON)   | ~ V <sub>S</sub>              | $I_{IS} = (I_L / d k_{ILIS}) \pm I_{ISO}$                   |
| Overcurrent condition             |             | < V <sub>S</sub>              | $I_{IS} = (I_L / dk_{ILIS}) \pm I_{ISO}$ or $I_{IS(FAULT)}$ |
| Short circuit to GND              |             | GND                           | / <sub>IS(FAULT)</sub>                                      |
| Overtemperature (after the event) |             | ~ GND                         | / <sub>IS(FAULT)</sub>                                      |
| Short circuit to VS               | 1           | V <sub>S</sub>                | $I_{\rm IS} < I_{\rm L} / dk_{\rm ILIS} \pm I_{\rm ISO}$    |
| Open Load                         | 1           | V <sub>S</sub>                | / <sub>ISO</sub>  |
| Inverse current                   | 1           | > V <sub>S</sub>              | <sub IS0  |

<sup>1)</sup> Z = High Impedance

# 5.4.3 SENSE Signal in the Nominal Current Range

**Figure 28** and **Figure 29** show the current sense as function of the load current in the power DMOS. Usually, a pull-down resistor  $R_{\rm IS}$  is connected to the current sense pin IS. A typical value is  $1 \, \rm k\Omega$ . The dotted curve represents the typical sense current, assuming a typical d $k_{\rm ILIS}$  factor value. The range between the two solid curves shows the sense accuracy range that the device is able to provide, at a defined current.

$$I_{IS} = \frac{I_L}{dk_{ILIS}} + I_{ISO} \text{ with } (I_{IS} \ge 0)$$

<sup>2)</sup> See **Chapter 5.4.3** for Current Sense Range and Improved Current Sense Accuracy.



where the definition of  $dk_{HIS}$  is:

$$dk_{ILIS} = \frac{I_{L4} - I_{L1}}{I_{IS4} - I_{IS1}}$$
(5.4)

and the definition of  $I_{1S0}$  is:

$$I_{IS0} = I_{IS1} - \frac{I_{L1}}{dk_{ILIS}}$$
 (5.5)




Figure 28 Current Sense for Nominal and Overload Condition

# **5.4.3.1 SENSE Signal Variation and Calibration**

In some applications, an enhanced accuracy is required around the device nominal current range  $I_{L(NOM)}$ . To achieve this accuracy requirement, a calibration on the application is possible. After two point calibration, the BTS50010-1TAD will have a limited  $I_{lS}$  value spread at different load currents and temperature conditions. The  $I_{lS}$  variation can be described with the parameters  $I_{lS}$  (d $I_{lLIS(cal)}$ ) and the  $I_{lS}$  (cal). The blue solid line in **Figure 29** is the current sense ratio after the two point calibration at a given temperature. The slope of this line is defined as follows:

$$\frac{1}{dk_{ILIS(cal)}} = \frac{I_{IS(cal)2} - I_{IS(cal)1}}{I_{L(cal)2} - I_{L(cal)1}}$$
(5.6)

#### Smart High-Side Power Switch



#### **Functional Description**

The offset is defined as follows:

$$I_{ISO(cal)} = I_{IS(cal)1} - \frac{I_{L(cal)1}}{dk_{ILIS(cal)}} = I_{IS(cal)2} - \frac{I_{L(cal)2}}{dk_{ILIS(cal)}}$$
(5.7)

The bluish area in **Figure 29** is the range where the current sense ratio can vary across temperature and load current after performing the calibration. The accuracy of the load current sensing is improved and, given a sense current value  $I_{IS}$  (measured in the application), the load current can be calculated as follow, using the absolute value for  $\Delta(dk_{ILIS(cal)})$  instead of % values:

$$I_{L} = dk_{ILIS(cal)} \times \left(1 + \Delta(dk_{ILIS(cal)})\right) \times \left(I_{IS} - I_{ISO(cal)} - \Delta I_{ISO(cal)}\right)$$
(5.8)

where  $d\mathit{k}_{\mathsf{ILIS(cal)}}$  is the current sense ratio measured after two-points calibration (defined in **Equation (5.6)**),  $\mathit{l}_{\mathsf{ISO(cal)}}$  is the current sense offset (calculated after two points calibration, see **Equation (5.7)**), and  $\Delta\mathit{l}_{\mathsf{ISO(cal)}}$  is the additional variation of the individual offset over life time and temperature. For a calibration at 25°C  $\Delta\mathit{l}_{\mathsf{ISO(cal)}}$  varies over temperature and life time for all positive  $\Delta\mathit{l}_{\mathsf{ISO(cal)}}$  within the differences of the temperature dependent Max. limits. All negative  $\Delta\mathit{l}_{\mathsf{ISO(cal)}}$  vary within the differences of the temperature dependent Min. limits.

For positive  $I_{ISO(cal)}$  values ( $I_{ISO(cal)} > 0$ ):

$$\text{Max I}_{\text{ISO}} (@T_{\text{J}} = 150^{\circ}\text{C}) - \text{Max I}_{\text{ISO}} (@T_{\text{J}} = 25^{\circ}\text{C}) \leq \Delta I_{\text{ISO(cal)}} \leq \text{Max I}_{\text{ISO}} (@T_{\text{J}} = -40^{\circ}\text{C}) - \text{Max I}_{\text{ISO}} (@T_{\text{J}} = 25^{\circ}\text{C})$$

$$(5.9)$$

For negative  $I_{|SO(cal)}$  values  $(I_{|SO(cal)} < 0)$ :

$$\text{Min } I_{ISO} (@T_J = 150^{\circ}\text{C}) - \text{Min } I_{ISO} (@T_J = 25^{\circ}\text{C}) \ge \Delta I_{ISO(cal)} \ge \text{Min } I_{ISO} (@T_J = -40^{\circ}\text{C}) - \text{Min } I_{ISO} (@T_J = 25^{\circ}\text{C})$$

$$(5.10)$$

**Equation (5.8)** actually provides four solutions for load current, considering that  $\Delta(dk_{\text{ILIS(cal)}})$  and  $\Delta I_{\text{ISO(cal)}}$  can be both positive and negative. The load current  $I_{\text{L}}$  for any sense current  $I_{\text{L}}$  will spread between a minimum  $I_{\text{L}}$  value resulting from the combination of lowest  $\Delta(dk_{\text{ILIS(cal)}})$  value and highest  $\Delta I_{\text{ISO(cal)}}$  and a maximum  $I_{\text{L}}$  value resulting from the combination of highest  $\Delta(dk_{\text{ILIS(cal)}})$  value and lowest  $\Delta I_{\text{ISO(cal)}}$ .






Figure 29 Improved Current Sense Accuracy after 2-Point Calibration



#### 5.4.3.2 SENSE Signal Timing

Figure 30 shows the timing during settling and disabling of the sense.




Figure 30 Fault Acknowledgement

## 5.4.3.3 SENSE Signal in Case of Short Circuit to $V_S$

In case of a short circuit between OUT and VS, a major part of the load current will flow through the short circuit. As a result, a lower current compared to the nominal operation will flow through the DMOS of the BTS50010-1TAD, which can be recognized at the current sense signal.

# 5.4.3.4 SENSE Signal in Case of Over Load

An over load condition is defined by a current flowing out of the DMOS reaching the current over load  $I_{CL}$  or the junction temperature reaches the thermal shutdown temperature  $I_{J(TRIP)}$ . Please refer to **Chapter 5.3.6** for details. In that case, the SENSE signal will be in the range of  $I_{J(S(FAULT))}$  when the IN pin stays HIGH.

This is a device with latch functionality. The state of the device will remain and the sense signal will remain on  $I_{S(FAULT)}$  until a reset signal comes from the IN pin. For example, when a thermal shutdown occurs, even when the over temperature condition has disappeared, the DMOS can only be reactivated when a reset signal is sent to the IN pin.

#### **Electrical Characteristics BTS50010-1TAD**

#### **Electrical Characteristics BTS50010-1TAD** 6

#### 6.1 **Electrical Characteristics Table**

#### **Electrical Characteristics: BTS50010-1TAD** Table 6

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_S = 13.5 \text{ V}$ ,  $T_J = 25 ^{\circ}\text{C}$ 

| Parameter   | Symbol                   |      | Values |      |    | Note or   | Number  |
|---|--------------------------|------|--------|------|----|---|---------|
|   |                          | Min. | Тур.   | Max. |    | <b>Test Condition</b>   |         |
| Operating and Standby Cur   | rents                    | '    |        | •    | *  |   | •       |
| Operating Current (Channel Active)                                  | / <sub>GND(ACTIVE)</sub> | -    | 1.2    | 3    | mA | V <sub>IN</sub> ≥ 2.2 V   | P_6.1.1 |
| Standby Current for Whole<br>Device with Load                       | √vs(off)                 | -    | 8      | 18   | μА | $^{1)}V_{S} = 18 \text{ V}$ $V_{OUT} = 0 \text{ V}$ $V_{IN} \le 0.8 \text{ V}$ $T_{J} \le 85^{\circ}\text{C}$ See Page 41 | P_6.1.2 |
| Maximum Standby Current<br>for Whole Device with Load               | VS(OFF)                  | _    | 22     | 130  | μΑ | $V_S = 18 \text{ V}$ $V_{OUT} = 0 \text{ V}$ $V_{IN} \le 0.8 \text{ V}$ $T_J \le 150 ^{\circ}\text{C}$ See Page 41        | P_6.1.3 |
| Power Stage   |                          |      |        |      |    |   |         |
| ON-State Resistance in Forward Condition                            | $R_{\rm DS(ON)}$         | -    | 1.6    | 2.0  | mΩ | $I_L = 150 \text{ A}$ $I_{IN} \ge 2.2 \text{ V}$ $I_J = 150 ^{\circ}\text{C}$ See Page 42                                 | P_6.1.4 |
| ON-State Resistance in<br>Forward Condition, Low<br>Battery Voltage | $R_{\rm DS(ON)}$         | -    | 2      | 3.2  | mΩ | $I_L = 20 \text{ A}$ $V_{IN} \ge 2.2 \text{ V}$ $V_S = 5.5 \text{ V}$ $T_J = 150 ^{\circ}\text{C}$ See Page 42            | P_6.1.5 |
| ON-State Resistance in Forward Condition                            | $R_{\rm DS(ON)}$         | _    | 1.0    | _    | mΩ | 1) $I_L = 150 \text{ A}$<br>$V_{IN} \ge 2.2 \text{ V}$<br>$I_J = 25 ^{\circ}\text{C}$<br>See Page 42                      | P_6.1.6 |
| ON-State Resistance in<br>Inverse Condition                         | $R_{\rm DS(INV)}$        | _    | 1.6    | 2.1  | mΩ | $I_L = -150 \text{ A}$ $I_{IN} \ge 2.2 \text{ V}$ $I_{IN} = 150 ^{\circ}\text{C}$ See Figure 12                           | P_6.1.7 |
| ON-State Resistance in<br>Inverse Condition                         | $R_{\rm DS(INV)}$        | _    | 1.0    | -    | mΩ | $^{1)}$ / <sub>L</sub> = -150 A<br>$V_{IN} \ge 2.2 \text{ V}$<br>$V_{J} = 25^{\circ}\text{C}$<br>See <b>Figure 12</b>     | P_6.1.8 |

# **Smart High-Side Power Switch**



#### **Electrical Characteristics BTS50010-1TAD**

## **Table 6 Electrical Characteristics: BTS50010-1TAD** (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_S = 13.5 \text{ V}$ ,  $T_J = 25^{\circ}\text{C}$ 

| Parameter  | Symbol                  |      | Values |      |      | Note or   | Number   |
|--|-------------------------|------|--------|------|------|---|----------|
|  |                         | Min. | Тур.   | Max. |      | <b>Test Condition</b>   |          |
| Nominal Load Current   | L <sub>(NOM)</sub>      | 40   | 48     | _    | A    | $T_{A} = 85^{\circ}C^{2)}$<br>$T_{J} \le 150^{\circ}C$                            | P_6.1.9  |
| Drain to Source Smart<br>Clamp Voltage $V_{DS(CL)} = V_{S} - V_{OUT}$    | $V_{ m DS(CL)}$         | 28   | _      | 46   | V    | / <sub>DS</sub> = 50 mA<br>See <b>Page 44</b>                                     | P_6.1.11 |
| Output Leakage Current   | / <sub>L(OFF)</sub>     | _    | 3      | 15   | μΑ   | $V_{IN} \le 0.8 \text{ V}$ $V_{OUT} = 0 \text{ V}$ $T_{J} \le 85^{\circ}\text{C}$ | P_6.1.13 |
| Output Leakage Current   | / <sub>L(OFF)</sub>     | _    | 20     | 110  | μΑ   | $V_{IN} \le 0.8 \text{ V}$ $V_{OUT} = 0 \text{ V}$ $T_{J} = 150 ^{\circ}\text{C}$ | P_6.1.14 |
| Turn ON Slew Rate $V_{\text{OUT}} = 25\% \text{ to } 50\% V_{\text{S}}$  | $dV_{ON}/dt$            | 0.05 | 0.23   | 0.5  | V/µs | $V_{\rm S} = 13.5  \rm V$   | P_6.1.15 |
| Turn OFF Slew Rate $V_{\text{OUT}} = 50\% \text{ to } 25\% V_{\text{S}}$ | $-dV_{OFF}/dt$          | 0.05 | 0.25   | 0.55 | V/µs | See Figure 8 See Page 42  | P_6.1.16 |
| Turn ON Time to $V_{\text{OUT}} = 90\% \ V_{\text{S}}$                   | t <sub>ON</sub>         | -    | 175    | 700  | μs   |   | P_6.1.17 |
| Turn OFF Time to $V_{\text{OUT}} = 10\% \ V_{\text{S}}$                  | t <sub>OFF</sub>        | -    | 315    | 735  | μs   |   | P_6.1.18 |
| Turn ON Time to $V_{\text{OUT}} = 10\% \ V_{\text{S}}$                   | t <sub>ON(DELAY)</sub>  | -    | 60     | 150  | μs   |   | P_6.1.19 |
| Turn OFF Time to $V_{\text{OUT}} = 90\% \ V_{\text{S}}$                  | t <sub>OFF(DELAY)</sub> | -    | 230    | 520  | μs   |   | P_6.1.20 |
| Switch ON Energy   | E <sub>ON</sub>         | -    | 7      | _    | mJ   | $^{1)}$ $R_L$ = 0.5 Ω $V_S$ = 13.5 V See <b>Page 43</b>                           | P_6.1.21 |
| Switch OFF Energy  | E <sub>OFF</sub>        | -    | 5      | _    | mJ   | $^{1)}$ $R_L$ = 0.5 Ω $V_S$ = 13.5 V See <b>Page 43</b>                           | P_6.1.22 |

### **Smart High-Side Power Switch**



### **Electrical Characteristics BTS50010-1TAD**

### **Table 6 Electrical Characteristics: BTS50010-1TAD** (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_S = 13.5 \text{ V}$ ,  $T_J = 25^{\circ}\text{C}$ 

| Parameter  | Symbol                    |      | Values |      |    | Note or  | Number   |
|--|---------------------------|------|--------|------|----|--|----------|
|  |                           | Min. | Тур.   | Max. |    | <b>Test Condition</b>  |          |
| Input Pin  |                           |      | •      |      |    |  |          |
| LOW Level Input Voltage                                    | $V_{IN(L)}$               | -    | _      | 0.8  | ٧  | See Page 44  | P_6.1.23 |
| HIGH Level Input Voltage                                   | $V_{\rm IN(H)}$           | 2.2  | _      | -    | ٧  | See Page 44  | P_6.1.24 |
| Input Voltage Hysteresis                                   | V <sub>IN(HYS)</sub>      | _    | 200    | _    | mV | 1)   | P_6.1.25 |
| LOW Level Input Current                                    | / <sub>IN(L)</sub>        | 8    | _      | -    | μΑ | $V_{1N} = 0.8 \text{ V}$   | P_6.1.26 |
| HIGH Level Input Current                                   | <b>√</b> <sub>IN(H)</sub> | _    | _      | 80   | μΑ | $V_{\rm IN} \ge 2.2 \rm V$   | P_6.1.27 |
| Protection: Loss of Ground                                 |                           |      |        |      |    |  |          |
| Output Leakage Current<br>while Module GND<br>Disconnected | / <sub>OUT(GND_M)</sub>   | 0    | 20     | 110  | μΑ | $V_{\rm S} = 18  \rm V$<br>$V_{\rm OUT} = 0  \rm V$<br>IS a IN pins open<br>GND pin open<br>$V_{\rm J} = 150  \rm ^{\circ} \rm C$<br>See <b>Figure 17</b>  | P_6.1.28 |
| Output Leakage Current<br>While Device GND<br>Disconnected | lout(GND)                 | 0    | 20     | 110  | Αц | $V_S = 18 \text{ V}$<br>GND pin open<br>$V_{IN} \ge 2.2 \text{ V}$<br>$1 \text{ k}\Omega$ pull down<br>from IS to GND<br>$4.7 \text{ k}\Omega$ to IN pin<br>$T_J = 150 ^{\circ}\text{C}$<br>See <b>Figure 17</b><br>See <b>Page 45</b> | P_6.1.29 |
| Protection: Reverse Polar                                  | ity                       |      |        |      |    |  |          |
| ON-State Resistance in<br>Reverse Polarity                 | $R_{ m DS(REV)}$          | -    | _      | 2.2  | mΩ | $V_{S} = 0 \text{ V}$ $V_{GND} = V_{IN} = 16 \text{ V}$ $I_{L} = -20 \text{ A}$ $I_{L} = 150 ^{\circ} \text{C}$ See Figure 22  | P_6.1.30 |
| ON-State Resistance in<br>Reverse Polarity                 | $R_{ m DS(REV)}$          | -    | 1.1    | _    | mΩ | $^{1)}V_{S} = 0 \text{ V}$ $V_{GND} = V_{IN} = 16 \text{ V}$ $I_{L} = -20 \text{ A}$ $I_{J} = 25^{\circ}\text{C}$ See Page 45  | P_6.1.31 |
| Integrated Resistor  | $R_{VS}$                  | -    | 60     | 90   | Ω  | <i>T</i> <sub>J</sub> = 25°C   | P_6.1.32 |

### **Smart High-Side Power Switch**



### **Electrical Characteristics BTS50010-1TAD**

### **Table 6 Electrical Characteristics: BTS50010-1TAD** (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_S = 13.5 \text{ V}$ ,  $T_J = 25^{\circ}\text{C}$ 

| Parameter                                     | Symbol   |      | Values            |                   |          | Note or  | Number   |
|---|--|------|-------------------|-------------------|----------|--|----------|
|   |  | Min. | Тур.              | Max.              |          | <b>Test Condition</b>  |          |
| Protection: Overvoltage                       | <u>,                                      </u> | •    | 1                 |                   |          |  | 1        |
| Overvoltage Protection $V_{\rm S}$ to GND Pin | $V_{S(AZ)\_GND}$                               | 64   | 70                | 80                | V        | See Figure 21<br>See Page 44   | P_6.1.33 |
| Overvoltage Protection $V_{\rm S}$ to IS Pin  | $V_{S(AZ)_{L}IS}$                              | 64   | 70                | 80                | V        | GND and IN pin<br>open<br>See Figure 21<br>See Page 44   | P_6.1.34 |
| Protection: Overload                          |  |      | - 1               |                   | <b>"</b> |  |          |
| Current Trip Detection Level                  | / <sub>CL(0)</sub>                             | 150  | 190               | _                 | А        | $V_S = 13.5 \text{ V, static}$<br>$T_J = 150 ^{\circ}\text{C}$<br>See <b>Figure 26</b>                 | P_6.1.35 |
|   | / <sub>CL(0)</sub>                             | 160  | 200               | _                 | A        | $V_{\rm S} = 13.5 \text{V, static}$<br>$T_{\rm J} = -40   25^{\circ} \text{C}$<br>See <b>Figure 26</b> |          |
| Current Trip Maximum Level                    | / <sub>CL(1)</sub>                             | -    | 220               | 270               | A        | $^{1)}V_{S} = 13.5 \text{ V}$<br>d $I_{L}/\text{d}t = 1 \text{ A}/\mu\text{s}$<br>See <b>Page 45</b>   |          |
| Overload Shutdown Delay<br>Time               | t <sub>OFF(TRIP)</sub>                         | -    | 16                | _                 | μs       | 1)   | P_6.1.36 |
| Thermal Shutdown<br>Temperature               | $\mathcal{T}_{J(TRIP)}$                        | 150  | 170 <sup>1)</sup> | 200 <sup>1)</sup> | °C       | See Figure 26  | P_6.1.37 |
| Thermal Shutdown<br>Hysteresis                | $\Delta T_{J(TRIP)}$                           | -    | 10                | -                 | K        | 1)   | P_6.1.38 |
| <b>Diagnostic Function: Sense</b>             | Pin  | '    | ,                 | •                 |          |  | •        |
| Sense Signal Current in Fault<br>Condition    | / <sub>IS(FAULT)</sub>                         | 3.5  | 6                 | 8                 | mA       | <sup>1)</sup> $V_{IN} = 4.5 \text{ V}$<br>$V_S - V_{IS} \ge 5 \text{ V}$                               | P_6.1.40 |
| Sense Signal Saturation<br>Current            | 1 <sub>IS(LIM)</sub>                           | 3.5  | 6                 | 8                 | mA       | $V_{IN} = 4.5 \text{ V}$<br>$V_{S} - V_{IS} \ge 5 \text{ V}$   | P_6.1.57 |

### **Smart High-Side Power Switch**



### **Electrical Characteristics BTS50010-1TAD**

### **Table 6 Electrical Characteristics: BTS50010-1TAD** (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_S = 13.5 \text{ V}$ ,  $T_J = 25^{\circ}\text{C}$ 

| Parameter  | Symbol                                  |           | Values  |          |         | Note or   | Number    |
|--|---|-----------|---------|----------|---------|---|-----------|
| _  |   | Min.      | Тур.    | Max.     |         | <b>Test Condition</b>   |           |
| <b>Diagnostic Function: Curre</b>  | nt Sense Ratio Sigr                     | al in the | e Nomii | nal Area | a, Stal | ole Current Load  | Condition |
| Current Sense Differential<br>Ratio  | d k <sub>ILIS</sub>                     | 44500     | 52100   | 59100    | _       | $I_{L4} = 150 \text{ A}$ $I_{L1} = 20 \text{ A}$ See <b>Equation (5.4)</b>  | P_6.1.41  |
| Calculated Sense Offset Current \( \lambda_{L0} = 0 \) A                         | $I_{\rm ISO}$                           | -235      | 20      | 274      | μΑ      | $^{4)}$ $V_{IN} \ge 2.2 \text{ V}$<br>$V_S - V_{IS} \ge 5 \text{ V}$<br>$T_J = -40^{\circ}\text{C}$<br>See <b>Figure 28</b>                           | P_6.1.42  |
|  | <b>1</b> <sub>1S0</sub>                 | -162      | 8       | 180      | μΑ      | $V_{IN} \ge 2.2 \text{ V}$<br>$V_{S} - V_{IS} \ge 5 \text{ V}$<br>$V_{J} = 25^{\circ}\text{C}$<br>See <b>Figure 28</b>                                |           |
|  | <i>I</i> <sub>1S0</sub>                 | -88       | -4      | 80       | μΑ      | $^{4)}$ $V_{IN}$ ≥ 2.2 V<br>$V_{S}$ - $V_{IS}$ ≥ 5 V<br>$T_{J}$ = 150°C<br>See <b>Figure 28</b>   |           |
| Sense Current $I_L = I_{L1} = 20 \text{ A}$                                      | I <sub>IS1</sub>                        | 103       | 392     | 702      | μΑ      | $V_{IN} \ge 2.2 \text{ V}$<br>$V_S - V_{IS} \ge 5 \text{ V}$<br>See <b>Figure 28</b>  | P_6.1.43  |
| Sense Current $I_L = I_{L2} = 40 \text{ A}$                                      | I <sub>IS2</sub>                        | 442       | 776     | 1131     | μΑ      | <sup>1)</sup> $V_{IN}$ ≥ 2.2 V<br>$V_{S}$ - $V_{IS}$ ≥ 5 V<br>See <b>Figure 28</b>  | P_6.1.44  |
| Sense Current $I_L = I_{L3} = 80 \text{ A}$                                      | I <sub>IS3</sub>                        | 1.12      | 1.54    | 1.99     | mA      | <sup>1)</sup> $V_{IN}$ ≥ 2.2 V<br>$V_{S}$ - $V_{IS}$ ≥ 5 V<br>See <b>Figure 28</b>  | P_6.1.45  |
| Sense Current $I_L = I_{L4} = 150 \text{ A}$                                     | I <sub>IS4</sub>                        | 2.30      | 2.89    | 3.49     | mA      | $V_{IN} \ge 2.2 \text{ V}$<br>$V_S - V_{IS} \ge 5 \text{ V}$<br>See <b>Figure 28</b>  | P_6.1.46  |
| Current Sense Ratio Spread<br>between -40°C and 25°C for<br>Repetitive Operation | $\Delta(d k_{ILIS(cal)(-40^{\circ}C)})$ | -3        | _       | 4.5      | %       | $^{1)}$ d $k_{\text{ILIS(cal)}(-40^{\circ}\text{C})}/$<br>d $k_{\text{ILIS(cal)}(25^{\circ}\text{C})}/$<br>See <b>Figure 29</b><br>See <b>Page 46</b> | P_6.1.12  |
| Current Sense Ratio Spread<br>between 150°C and 25°C for<br>Repetitive Operation | $\Delta(dk_{ILIS(cal)(150^{\circ}C)})$  | -8.5      | _       | -3       | %       | $^{1)}$ d $K_{\text{ILIS(cal)}(150^{\circ}\text{C})}/$<br>d $K_{\text{ILIS(cal)}(25^{\circ}\text{C})}/$<br>See <b>Figure 29</b><br>See <b>Page 46</b> | P_6.1.39  |

### **Smart High-Side Power Switch**



#### **Electrical Characteristics BTS50010-1TAD**

#### Table 6 **Electrical Characteristics: BTS50010-1TAD** (cont'd)

 $V_{\rm S}$  = 8 V to 18 V,  $T_{\rm J}$  = -40°C to +150°C (unless otherwise specified)

For a given temperature or voltage range, typical values are specified at  $V_S = 13.5 \text{ V}$ ,  $T_J = 25 ^{\circ}\text{C}$ 


| Parameter   | Symbol                      |           | Values  |      |    | Note or   | Number   |
|---|-----------------------------|-----------|---------|------|----|---|----------|
|   |                             | Min.      | Тур.    | Max. |    | <b>Test Condition</b>   |          |
| Diagnostic Function: Diagno   | ostic Timing in N           | ormal Co  | ndition |      |    |   |          |
| Current Sense Propagation<br>Time until 90% of Is Stable<br>After Positive Input Slope on<br>IN Pin | t <sub>pIS(ON)_90</sub>     | 0         | -       | 700  | μs | $V_{IN} \ge 2.2 \text{ V}$ $V_{S} = 13.5 \text{ V}$ $R_{L} = 0.5 \Omega$ See <b>Figure 30</b>           | P_6.1.48 |
| Current Sense Settling Time to I <sub>IS</sub> Stable after Positive Input Slope on IN Pin          | t <sub>SIS(ON)</sub>        | -         | -       | 3000 | μs | $V_{IN} \ge 2.2 \text{ V}$<br>$V_S = 13.5 \text{ V}$<br>$R_L = 0.5 \Omega$<br>See Figure 30             | P_6.1.49 |
| √ <sub>S</sub> Leakage Current when IN Disabled   | / <sub>IS(OFF)</sub>        | 0         | 0.05    | 1    | μΑ | $V_{\rm IN} \le 0.8 \rm V$ $R_{\rm IS} = 1 \rm k \Omega$  | P_6.1.50 |
| Current Sense Settling Time after Load Change   | $t_{\sf sIS(LC)}$           | _         | 50      | -    | μs | $^{1)}V_{IN} \ge 2.2 \text{ V}$<br>$dI_{L}/dt = 0.4 \text{ A/}\mu\text{s}$                              | P_6.1.51 |
| Diagnostic Function: Diagno   | ostic Timing in O           | verload C | onditio | n    | •  |   |          |
| Current Sense Propagation<br>Time for Short Circuit<br>Detection                                    | t <sub>pIS(FAULT)</sub>     | 0         | -       | 100  | μs | from $V_{\text{OUT}} = V_{\text{S}} - 3 \text{ V to } I_{\text{IS(FAULT)_min}}$<br>See <b>Figure 30</b> | P_6.1.52 |
| Delay Time to Reset Fault<br>Signal at IS Pin after Turning<br>OFF $V_{IN}$                         | t <sub>IN(RESETDELAY)</sub> | 250       | 1000    | 1500 | μs | 1)  | P_6.1.53 |
| Timing: Inverse Behavior  |                             |           |         |      |    |   |          |
| Propagation Time From $V_{OUT} > V_S$ to Fault Disable  | $t_{ m p,INV,noFAULT}$      | _         | 4       | _    | μs | <sup>1)</sup> See <b>Figure 13</b>  | P_6.1.55 |
| Propagation Time from $V_{OUT} < V_{S}$ to Fault Enable   | t <sub>p,noINV,FAULT</sub>  | -         | 10      | -    | μs | <sup>1)</sup> See <b>Figure 13</b>  | P_6.1.56 |

- 1) Not subject to production test, specified by design.
- 2) Value is calculated from the parameters typ.  $R_{\text{thJA}(2s2p)}$ , with 65 K temperature increase, typ. and max.  $R_{\text{DS}(\text{ON})}$ .
- 3) All pins are disconnected except  $V_S$  and OUT.
- 4) Value is calculated from the parameters  $dk_{LIS}$  and  $l_{ISI}$ .

### **Electrical Characteristics BTS50010-1TAD**


### **6.2** Typical Performance Characteristics

Standby Current for Whole Device with Load,  $I_{VS(OFF)} = f(V_S, T_J)$ 




**GND Leakage Current** 

 $I_{GND(OFF)} = f(V_S, T_J)$ 




## Standby Current for Whole Device with Load, $I_{VS(OFF)} = f(T_J)$ at $V_S = 13.5 \text{ V}$



### **GND Leakage Current**


 $I_{GND(OFF)} = I(T_J)$  at  $V_S = 13.5 \text{ V}$ 



### **Electrical Characteristics BTS50010-1TAD**


**ON State Resistance** 

$$R_{\rm DS(ON)} = f(V_{\rm S}, T_{\rm J}), I_{\rm L} = 20 \,{\rm A} \dots 150 \,{\rm A}$$




Turn ON Time

$$t_{\mathrm{ON}}$$
 =  $f(V_{\mathrm{S}}, T_{\mathrm{J}}), R_{\mathrm{L}}$  = 0.5  $\Omega$ 




### **ON State Resistance**

$$R_{\rm DS(ON)} = f(T_{\rm J}), V_{\rm S} = 13.5 \,\rm V, I_{\rm L} = 20 \,\rm A \dots 150 \,\rm A$$




**Turn OFF Time** 

$$t_{\text{OFF}} = f(V_{\text{S}}, T_{\text{J}}), R_{\text{L}} = 0.5 \Omega$$




### **Electrical Characteristics BTS50010-1TAD**

Slew Rate at Turn ON d $V_{ON}$ /dt=  $f(V_S, T_J), R_L$  = 0.5  $\Omega$ 




Switch ON Energy


 $E_{\rm ON}$  =  $f(V_{\rm S}, T_{\rm J}), R_{\rm L}$  = 0.5  $\Omega$ 



Slew Rate at Turn OFF d  $V_{\rm OFF}$  / d t = f(  $V_{\rm S}$ ,  $T_{\rm J}$ ),  $R_{\rm L}$  = 0.5  $\Omega$ 




Switch OFF Energy  $E_{\text{OFF}} = f(V_{\text{S}}, T_{\text{J}}), R_{\text{L}} = 0.5 \Omega$ 



### **Electrical Characteristics BTS50010-1TAD**


### **Drain to Source Clamp Voltage**

$$V_{\rm DS(CL)} = f(T_{\rm J}), I_{\rm L} = 50 \text{ mA}$$




### Overvoltage Protection

$$V_{S(AZ)\_GND} = I(T_J), V_{S(AZ)\_IS} = I(T_J)$$




### **LOW Level Input Voltage**

$$V_{\rm IN(L)} = f(V_{\rm S}, T_{\rm J})$$




### **HIGH Level Input Voltage**

$$V_{\rm IN(H)} = f(V_{\rm S}, T_{\rm J})$$




### **Electrical Characteristics BTS50010-1TAD**

## Output Leakage Current while Device GND Disconnected, $I_{OUT(GND)} = f(V_s, T_J)$




### Resistance in ReverSave™

$$R_{\rm DS(REV)} = I(V_{\rm S}, T_{\rm J}), I_{\rm L} = -150 \, {\rm A}$$




## Overload Detection Current $I_{CL(1)} = f(dI_L/dt, T_J), V_S = 13.5 \text{ V}$



### Resistance in ReverSave™

$$R_{\rm DS(REV)} = I(V_{\rm S}, T_{\rm J}), I_{\rm L} = -20 \, {\rm A}$$


45



### **Electrical Characteristics BTS50010-1TAD**


### **Input Current**

$$I_{IN} = I(T_J); V_S = 13.5 \text{ V}; V_{IN(L)} = 0.8 \text{V}; V_{IN(H)} = 5.0 \text{ V}$$




### **Input Current**

$$I_{IN(H)} = f(V_{IN}, T_{J}); V_{S} = 13.5 \text{ V}$$




### **GND** current

$$I_{GND(ACTIVE)} = I(V_S, T_J); V_{IN} = 2.2 V$$



### **Current Sense Differential Ratio**

$$d\textit{\textbf{k}}_{\text{ILIS}} = \textit{\textbf{f}}(\textit{\textbf{T}}_{\text{J}})$$





### **Application Information**

### 7 Application Information

Note:

The following information is given as a hint for the implementation of the device only and shall not be regarded as a description or warranty of a certain functionality, condition or quality of the device.




Figure 31 Application Diagram with BTS50010-1TAD

Note: This is a very simplified example of an application circuit. The function must be verified in the real application.

### **Smart High-Side Power Switch**



### **Application Information**

Table 7 Bill of material

| Reference              | Value       | Purpose   |  |  |  |  |
|------------------------|-------------|---|--|--|--|--|
| $R_{GND}$              | 4 Ω         | Resistor of RC snubber network Option B, damps possible oscillation of the VS pin voltage in combination with $C_{\rm VS}$                |  |  |  |  |
| $R_{\text{IN}}$        | 4.7 kΩ      | Protection of the microcontroller during overvoltage, reverse polarity allows BTS50010-1TAD channels OFF during loss of ground            |  |  |  |  |
| $R_{\rm IS}$           | 1 kΩ        | Sense resistor  |  |  |  |  |
| $R_{\rm IS\_PROT}$     | 4.7 kΩ      | Protection of the microcontroller during overvoltage Protection of the BTS50010-1TAD during reverse polarity                              |  |  |  |  |
| $R_{S}$                | 3.9 Ω       | Resistor of RC snubber network Option A, damps possible oscillation of the VS pin voltage with improved EMC behavior                      |  |  |  |  |
| $\overline{Z_{a}}$     | Zener diode | Protection of the BTS50010-1TAD during loss of load with primary charged inductance, see <b>Chapter 5.3.2</b>                             |  |  |  |  |
| $\overline{Z_{\rm b}}$ | Zener diode | Protection of the BTS50010-1TAD during loss of battery or against huge negative pulse at OUT (like ISO pulse 1), see <b>Chapter 5.3.2</b> |  |  |  |  |
| $C_{SENSE}$            | 10 nF       | Sense signal filtering  |  |  |  |  |
| $C_{VS}$               | 100 nF      | Improved EMC behavior (in layout, pls. place close to the pins)   |  |  |  |  |
| $C_{\text{OUT}}$       | 10 nF       | Improved EMC behavior (in layout, pls. place close to the pins)   |  |  |  |  |
| $C_{IN}$               | 150 nF      | BTS50010-1TAD tends to latched switch-off due to short negative transients on supply pin; $C_{\rm IN}$ automatically resets the device    |  |  |  |  |
| C <sub>S</sub>         | 4.7 μF      | Capacitor of RC snubber network Option A, damps possible oscillation of the VS pin voltage with improved EMC behavior                     |  |  |  |  |

### 7.1 Further Application Information

- Please contact us for information regarding the pin FMEA
- For further information you may contact <a href="http://www.infineon.com/">http://www.infineon.com/</a>



**Package Outlines** 

### 8 Package Outlines




Figure 32 PG-TO-263-7-10 (RoHS-Compliant)

### **Green Product (RoHS compliant)**

To meet the world-wide customer requirements for environmentally friendly products and to be compliant with government regulations the device is available as a green product. Green products are RoHS-Compliant (i.e. Pb-free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020).

Rev. 1.2

### **Smart High-Side Power Switch**



### **Revision History**

### 9 Revision History

| Revision | Date       | Changes   |
|----------|------------|---|
| 1.2      | 2017-12-05 | Update part marking   |
| 1.1      | 2017-03-30 | Chapter "5.1.4": add "no turn on" graph<br>Update footnote 8) page 11 |
| 1.0      | 2016-09-16 | Data Sheet created from Preliminary Data Sheet.                       |

#### **Trademarks of Infineon Technologies AG**

HHVIC™, μIPM™, μPFC™, AU-ConvertIR™, AURIX™, C166™, Canpak™, CIPOS™, CIPURSE™, CoolDp™, CoolGan™, COOLIR™, CoolMos™, CoolSiC™, DAVE™, DI-POL™, DirectFET™, DrBlade™, EasyPIM™, EconoBRIDGE™, EconoDUAL™, EconoPACK™, EconoPIM™, EiceDRIVER™, eupec™, FCOS™, GanpowiR™, HEXFET™, HITFET™, HybridPACK™, iMOTION™, IRAM™, ISOFACE™, IsoPACK™, LEDrivIR™, LITIX™, MIPAQ™, ModSTACK™, my-d™, NovalithIC™, OPTIGA™, OptiMOS™, ORIGA™, PowiRaudio™, PowiRstage™, PrimePACK™, PrimeSTACK™, PROFET™, PRO-SIL™, RASIC™, REAL3™, SmartLEWIS™, SOLID FLASH™, SPOC™, StrongIRFET™, SupIRBuck™, TEMPFET™, TRENCHSTOP™, TriCore™, UHVIC™, XHP™, XMC™.

Trademarks updated November 2015

#### **Other Trademarks**

All referenced product or service names and trademarks are the property of their respective owners.

Edition 2017-12-05 Published by Infineon Technologies AG 81726 Munich, Germany

© 2017 Infineon Technologies AG. All Rights Reserved.

Do you have a question about any aspect of this document?

Email: erratum@infineon.com

#### IMPORTANT NOTICE

The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics ("Beschaffenheitsgarantie").

With respect to any examples, hints or any typical values stated herein and/or any information regarding the application of the product, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party.

In addition, any information given in this document is subject to customer's compliance with its obligations stated in this document and any applicable legal requirements, norms and standards concerning customer's products and any use of the product of Infineon Technologies in customer's applications.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

For further information on technology, delivery terms and conditions and prices, please contact the nearest Infineon Technologies Office (www.infineon.com).

#### WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury.