


יוסי ברים, אלעד אסבג, צוות 1

## מטלה 8

סו צילום מסך הייליטס




Timing report

| Tcl Console                     | Messages | Log | Reports | Design Runs | Report I/O | Timing | Power | Methodology | DRC | Package Pins | I/O Ports |
|---------------------------------|----------|-----|---------|-------------|------------|--------|-------|-------------|-----|--------------|-----------|
| Clock Summary                   |          |     |         |             |            |        |       |             |     |              |           |
| General Information             |          |     |         |             |            |        |       |             |     |              |           |
| Timer Settings                  |          |     |         |             |            |        |       |             |     |              |           |
| Design Timing Summary           |          |     |         |             |            |        |       |             |     |              |           |
| Clock Summary (1)               |          |     |         |             |            |        |       |             |     |              |           |
| > Check Timing (0)              |          |     |         |             |            |        |       |             |     |              |           |
| > Intra-Clock Paths             |          |     |         |             |            |        |       |             |     |              |           |
| Inter-Clock Paths               |          |     |         |             |            |        |       |             |     |              |           |
| Other Path Groups               |          |     |         |             |            |        |       |             |     |              |           |
| Timing Summary - impl_1 (saved) |          |     |         |             |            |        |       |             |     |              |           |

| Name | Waveform        | Period (ns) | Frequency (MHz) |
|------|-----------------|-------------|-----------------|
| CLK  | { 0.000 5.000 } | 10.000      | 100.000         |

## יוסי ברים, אלעד אסבג, צוות 1

### Project summery window



### Drc report

| Tcl Console   Messages   Log   Reports   Design Runs   Report I/O   Timing   Power   Methodology   DRC   Package Pins   I/O Ports |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|-----------------------------------------------------------------------------------------------------------------------------------|---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Q                                                                                                                                 | 2 Critical Warnings   1 Warning   Hide All                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
| Details                                                                                                                           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| ▼ All Violations (3)                                                                                                              |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| ▼ Pin Planning (3)                                                                                                                |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| ▼ NSTD-1 (3)                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| NSTD-1                                                                                                                            | 7 out of 7 logical ports use I/O standard JOSTANDARD value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended, use this command: set_property SEVERITY (Warning) get_drc_checks NSTD-1). NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a Tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: Q01.0, CLK, RESET, TC. |
| ▼ UCIO-1 (1)                                                                                                                      |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| UCIO-1                                                                                                                            | 7 out of 7 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined. To allow bitstream creation with unspecified pin locations (not recommended, use this command: set_property SEVERITY (Warning) get_drc_checks UCIO-1). NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a Tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: Q01.0, CLK, RESET, TC.                                    |
| ▼ CFGBVS-1 (1)                                                                                                                    |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| CFGBVS-1                                                                                                                          | Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design. Configuration bank voltage select (CFGBVS) must be set to VCC0 or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank. It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:<br>set_property CFGBVS value1 [current_design]<br>#where value1 is either VCC0 or GND<br>set_property CONFIG_VOLTAGE value2 [current_design]<br>#where value2 is the voltage provided to configuration bank.<br>Refer to the device configuration user guide for more information.                                                                                                                                                                                  |

יש בעיות עם ההגדרות של הפינים )

או מיקומים פיזיים) וגם בעיות קונפיגורציה של המתח) io

יוסי ברים, אילעד אסבג, צוות 1

Second run:

Timming violations:

| Tcl Console        |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|--------------------|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| Messages           | Log                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Reports            | Design Runs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
| Power              | DRC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| Methodology        | Timing                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
| Critical Warnings  |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Warning            |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Hide All           |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Name               | Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
| All Violations (3) |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| Pin Planning (3)   |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| NSTD-1 (3)         |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
| NSTD-1             | 7 out of 7 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY (Warning) (get_drc_checks NSTD-1) NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: <a href="#">CLK</a> , <a href="#">RESET</a> , <a href="#">T0</a> . |
| UCIO-1 (3)         | 1 out of 7 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined. To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY (Warning) (get_drc_checks UCIO-1) NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: <a href="#">CLK</a> .                                                                                   |
| CFGBVS-1 (3)       | Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design. Configuration bank voltage (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank. It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:<br><br>set_property CFGBVS values {current_design}<br>where values: is either VCCO or GND<br><br>set_property CONFIG_VOLTAGE values {current_design}<br>where values: is the voltage provided to configuration bank.<br><br>Refer to the device configuration user guide for more information.                                                                                                                                                                                                                            |