

Advanced Digital Design
130323
VHDL Entities Exercise (Assignment 1)
Date: Tuesday, November 5, 2024

Submission:	In singles only
Deadline:	Tuesday, November 19, 2024 (17:15) – via moodle
According to JCT's policy, if you violate any submission or deadline criteria you disqualify your assignment	

Write VHDL entities to the following components:

- Use VHDL vectors where applicable
- Make objects and signal names as close as possible to the names given in the specifications
- Make sure that objects and signal names don't violate VHDL syntax
- Don't forget libraries declarations

1. SN74AUC2G00
2. CD74AC174
3. 74HC74
4. DES Helion Core
5. Ocean Logic AES Core