

1. SN74AUC2G00:

entity SN74AUC2G00 is

Port

```
(  
    A,B :   in std_logic_vector( 2 downto 1);  
    Y:      Out std_logic_vector( 2 downto 1)  
);  
end SN74AUC2G00;
```

2. CD74AC174

entity CD74AC174 is

Port

```
(  
    CLK, CLR:   In      std_logic;  
    D:          In      Std_logic_vector(6 downto 1);  
    Q:          Out     std_logic_vector(6 downto 1)  
);  
end CD74AC174;
```

3. 74HC74

entity 74HC74 is

Port

```
(  
    D, R*D, CP, S*D: In std_logic_vector(2 downto 1);  
    Q, Q*: out std_logic_vector(2 downto 1)  
);  
end 74HC74;
```

4. DES_HELION_CARE

entity DES_HELION_CARE is

Port

(

Plaintext, key: In Std_logic_vector(63 downto 0);

encrypt_request, encrypt_mode, asynch_reset, synch_reset, master_clock in std_logic;

Ciphertext: out Std_logic_vector(63 downto 0);

encrypt_status, key_select: out std_logic

);

end DES_HELION_CARE;

5. OL_AES

entity OL_AES is

Port

(

DIN, KEY, KIN: in std_logic_vector(31 downto 0);

KSIZE: in std_logic_vector(1 downto 0);

E_D, GO, EN, RSTN, CLK: in std_logic;

KEY, DOUT: out std_logic_vector(31 downto 0);

ADDR: out std_logic_vector(5 downto 0);

KEY_LAST, DIN_REQ, DOUT_VLD: out std_logic

);

end OL_AES;