

VERILOG-מעבדה 2

מגישים

אלעד אסבג&יוסי ברים

ATP


.נבדוק את זמני הכניסות כדי לקבל את כל האפשרויות
נתחיל מהשעון . זמן מחזור של 10 ננו שניות לכן הוא התהפך כל 5 ננו שניות
את הריסט נגדיר כ1 למשך 100 ננו שניות ולאחר מכן 0 כדי לקבל סינכרון
ואת הסל נתחיל ב0 למשך 260 ננו שניות כדי לראות את 2 המצבים וכדי שלא יהיה
בדיוק זמן מחזור שלם
ונסתכל על התוצאות בסימולציה

התוכנית:

```
3
4  module lab_2
5  (
6      input      clk    ,
7      input      reset  ,
8      input      sel    ,
9      output     [3:0] y
10 ) ;
11  reg [3:0] Q ;
12  wire [3:0] Detect;
13
14  always @ (posedge clk)
15      if (reset)
16          Q <= 4'b0;
17      else
18          Q <= Q + 1;
19
20
21  // DECODER
22  assign Detect[0] = (Q >= 4'd0 ) && (Q <= 4'd3 )    ? 1'b1 : 1'b0;
23  assign Detect[1] = (Q >= 4'd4 ) && (Q <= 4'd7 )    ? 1'b1 : 1'b0;
24  assign Detect[2] = (Q >= 4'd8 ) && (Q <= 4'd11)    ? 1'b1 : 1'b0;
25  assign Detect[3] = (Q >= 4'd12) && (Q <= 4'd15)    ? 1'b1 : 1'b0;
26
27  /// MUX
28  assign y = (sel) ? Detect : Q;
29
30  endmodule
31
```

TestBench:

```
3  `timescale 1ns/1ps
4
5  module tb_lab_2
6  (
7  );
8
9  reg  tb_clk, tb_reset, tb_sel;
10 wire  [0:3]  tb_y;
11
12 initial begin
13     $display ("time\t clk      reset    sel    q    detect    y");
14     $monitor ("%8g\t\t\t %b      %b      %h      %h      %h",
15             $time, tb_clk, tb_reset , tb_sel, DUT.Q, DUT.Detect, tb_y);
16
17     tb_clk      = 1;
18     tb_reset    = 1;
19     tb_sel      = 0;
20     #100 tb_reset = 0;
21     #260 tb_sel   = 1;
22 end
23
24 always begin
25     #5 tb_clk = ~tb_clk;
26 end
27
28 lab_2 DUT
29 (
30     .clk      (tb_clk ),
31     .reset    (tb_reset),
32     .sel      (tb_sel ),
33     .y        (tb_y  )|
34 );
35
36
37 endmodule
38
39
```




הסימולציה:


clk	reset	sel	q	detect	y	#	time
1	1	0	0	1	0	#	0
0	1	0	0	1	0	#	5
1	1	0	0	1	0	#	10
0	1	0	0	1	0	#	15
1	1	0	0	1	0	#	20
0	1	0	0	1	0	#	25
1	1	0	0	1	0	#	30
0	1	0	0	1	0	#	35
1	1	0	0	1	0	#	40
0	1	0	0	1	0	#	45
1	1	0	0	1	0	#	50
0	1	0	0	1	0	#	55
1	1	0	0	1	0	#	60
0	1	0	0	1	0	#	65
1	1	0	0	1	0	#	70
0	1	0	0	1	0	#	75
1	1	0	0	1	0	#	80
0	1	0	0	1	0	#	85
1	1	0	0	1	0	#	90
0	1	0	0	1	0	#	95
1	0	0	1	1	1	#	100
0	0	0	1	1	1	#	105
1	0	0	2	1	2	#	110
0	0	0	2	1	2	#	115
1	0	0	3	1	3	#	120
0	0	0	3	1	3	#	125
1	0	0	4	2	4	#	130
0	0	0	4	2	4	#	135
1	0	0	5	2	5	#	140
0	0	0	5	2	5	#	145
1	0	0	6	2	6	#	150
0	0	0	6	2	6	#	155

1	0	0	7	2	7	#	160
0	0	0	7	2	7	#	165
1	0	0	8	4	8	#	170
0	0	0	8	4	8	#	175
1	0	0	9	4	9	#	180
0	0	0	9	4	9	#	185
1	0	0	a	4	a	#	190
0	0	0	a	4	a	#	195
1	0	0	b	4	b	#	200
0	0	0	b	4	b	#	205
1	0	0	c	8	c	#	210
0	0	0	c	8	c	#	215
1	0	0	d	8	d	#	220
0	0	0	d	8	d	#	225
1	0	0	e	8	e	#	230
0	0	0	e	8	e	#	235
1	0	0	f	8	f	#	240
0	0	0	f	8	f	#	245
1	0	0	0	1	0	#	250
0	0	0	0	1	0	#	255
1	0	0	1	1	1	#	260
0	0	0	1	1	1	#	265
1	0	0	2	1	2	#	270
0	0	0	2	1	2	#	275
1	0	0	3	1	3	#	280
0	0	0	3	1	3	#	285
1	0	0	4	2	4	#	290
0	0	0	4	2	4	#	295
1	0	0	5	2	5	#	300
0	0	0	5	2	5	#	305
1	0	0	6	2	6	#	310
0	0	0	6	2	6	#	315
1	0	0	7	2	7	#	320
0	0	0	7	2	7	#	325
1	0	0	8	4	8	#	330
0	0	0	8	4	8	#	335
1	0	0	9	4	9	#	340
0	0	0	9	4	9	#	345
1	0	0	a	4	a	#	350
0	0	0	a	4	a	#	355
1	0	1	b	4	4	#	360
0	0	1	b	4	4	#	365
1	0	1	c	8	8	#	370
0	0	1	c	8	8	#	375

1	0	1	d	8	8	#	380
0	0	1	d	8	8	#	385
1	0	1	e	8	8	#	390
0	0	1	e	8	8	#	395
1	0	1	f	8	8	#	400
0	0	1	f	8	8	#	405
1	0	1	0	1	1	#	410
0	0	1	0	1	1	#	415
1	0	1	1	1	1	#	420
0	0	1	1	1	1	#	425
1	0	1	2	1	1	#	430
0	0	1	2	1	1	#	435
1	0	1	3	1	1	#	440
0	0	1	3	1	1	#	445
1	0	1	4	2	2	#	450
0	0	1	4	2	2	#	455
1	0	1	5	2	2	#	460
0	0	1	5	2	2	#	465
1	0	1	6	2	2	#	470
0	0	1	6	2	2	#	475
1	0	1	7	2	2	#	480
0	0	1	7	2	2	#	485
1	0	1	8	4	4	#	490
0	0	1	8	4	4	#	495




RTL




TECHNOLOGY SCHEMATICS:

XDC:

```
1 #####
2 # Mentor Graphics Corporation
3 #
4 #####
5
6
7 #####
8 # create clock #
9 #####
10
11 # Precision Generated
12 create_clock [get_ports {clk}] -name {clk} -period 10 -waveform {0 5}
13 create_clock -name {VirtualClock} -period 10 -waveform {0 5}
14
15 #####
16 # set input delay #
17 #####
18
19 # Precision Generated
20 set_input_delay 0 -clock [get_clocks {VirtualClock}] -add_delay [get_ports {reset sel}]
21
22 #####
23 # set output delay #
24 #####
25
26 # Precision Generated
27 set_output_delay 0 -clock [get_clocks {VirtualClock}] -add_delay [get_ports {y*}]
28
29 #####
30 # Pin Locations and Voltages #
31 #####
32
33 set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports { clk }];
34 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports { reset }];
35 set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 } [get_ports { sel }];
36 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports { y*[0] }];
37 set_property -dict { PACKAGE_PIN E19 IOSTANDARD LVCMOS33 } [get_ports { y*[1] }];
38 set_property -dict { PACKAGE_PIN U19 IOSTANDARD LVCMOS33 } [get_ports { y*[2] }];
39 set_property -dict { PACKAGE_PIN V19 IOSTANDARD LVCMOS33 } [get_ports { y*[3] }];
40
41
42
43 #####
44 # Configuration Settings #
45 #####
46 set_property CFGBVS VCC0 [current_design]
47 set_property CONFIG_VOLTAGE 3.3 [current_design]
```

Device View:



Pin Location:

Summary

		Hold		Pulse Width	
Negative Slack (WNS):	-2.239 ns	Worst Hold Slack (WHS):	0.256 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Negative Slack (TNS):	-7.747 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	4	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Number of Endpoints:	14	Total Number of Endpoints:	14	Total Number of Endpoints:	6

Constraints are not met.

Timing :