LABC3 – Curiosity Board -- Read Potentiometer (A/D) Count S1 Presses

<u>Goal</u>: Read the potentiometer level (10 bits) and count the number of presses on S1 switch. Light-up LED1 when S1 is pressed. View A/D and number-of-S1-press values with debugger.

Relevant A/D SFRs:

Control and Configuration SFRs: ANSB / AD1CON1 / AD1CON2 / AD1CON3

Channel Select: AD1CHS

A/D Result: ADC1BUFO (16 bit result storage)

A/D Initialization:

ANSB: Configure potentiometer pin for Analog Input (on *RB12*)

AD1CON1 Fields:

SSRC, FORM, ASAM, ADSIDL, DMABM, DMAEN (use 0) MODE12 – use 10 bits resolution

AD1CON2 (use 0)

AD1CON3 Fields:

ADCS (use 0xFF)

SAMC (use 0x10)

EXTSAM, PUMPEN (use 0)

ADRC (use 0)

Converting A/D (see Fig. 1)


Step 1: Select channel (AD1CHS, channel 8 in CH0SA); Start A/D converter (ADON in AD1CON1)

Step 2: **Sample** voltage (use **AD1CON1** *SAMP*) – use short delay (i.e., for loop 1000 cycles)

Step 3: Hold sampled voltage (use AD1CON1 SAMP) – Conversion will start automatically

Step 4: Wait for conversion to complete (reference AD1CON1 DONE)


Step 5: Get result (ADC1BUF0)



LED and Switch (Configure proper TRIS values)

S1 Switch: RA11 (Read: **PORTA**) LED1: RA8 (Write: **LATA**)

Curiosity Board Schematic



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
ADON	_	ADSIDL	DMABM ⁽¹⁾	DMAEN	MODE12	FORM1	FORM		
oit 15	-	-	1	'	<u> </u>	-	I		
R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	HSC/R/W-0	HSC/R/0		
SSRC3	SSRC2	SSRC1	SSRC0	U-0	ASAM	SAMP	DONE		
oit 7	001102	OOKOT	331100		AOAW	OAWII	DONE		
_egend:		C = Clearable	e bit	U = Unimpler	nented bit, rea	d as '0'			
	= Readable bit W = Writable bit			HSC = Hardware Settable/Clearable bit					
n = Value at	POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkn	own		
oit 15	Δ DΩ N · A/D (Operating Mode	e hit						
, TO		erter is operati							
	0 = A/D Conv	verter is off							
oit 14	Unimplemen	ited: Read as '	'o'						
bit 13	ADSIDL: A/D	Stop in Idle M	ode bit						
	1 = Discontinues module operation when device enters Idle mode								
	0 = Continues module operation in Idle mode								
bit 12	DMABM: Extended DMA Buffer Mode Select bit ⁽¹⁾								
	1 = Extended Buffer mode: Buffer address is defined by the DMADSTn register 0 = PIA mode: Buffer addresses are defined by the DMA Controller and AD1CON4[2:0]								
bit 11	DMAEN: Extended DMA/Buffer Enable bit								
	1 = Extended DMA and buffer features are enabled								
	0 = Extended features are disabled								
oit 10		D 12-Bit Opera	tion Mode bit						
	1 = 12-bit A/D operation 0 = 10-bit A/D operation								
oit 9-8			rmat bits (see f	ormats following	ng)				
	FORM[1:0]: Data Output Format bits (see formats following) 11 = Fractional result, signed, left justified								
	10 = Absolute fractional result, unsigned, left justified								
	01 = Decimal result, signed, right justified 00 = Absolute decimal result, unsigned, right justified								
oit 7-4			Source Select b	-					
2007		P is cleared by		113					
	0001 = INTO								
	0010 = Timer3								
	0100 = CTMU trigger								
	0101 = Timer1 (will not trigger during Sleep mode) 0110 = Timer1 (may trigger during Sleep mode)								
	0111 = Auto-	Convert mode							
oit 3	Unimplemen	ited: Read as '	'o'						
bit 2	ASAM: A/D Sample Auto-Start bit								
	1 = Sampling begins immediately after last conversion; SAMP bit is auto-set0 = Sampling begins when SAMP bit is manually set								
bit 1	SAMP: A/D S	Sample Enable	bit						
	1 = A/D Sample-and-Hold amplifiers are sampling 0 = A/D Sample-and-Hold amplifiers are holding								
		•	•	olding					
oit 0		Conversion Sta							
	1 = A/D conversion cycle has completed 0 = A/D conversion cycle has not started or is in progress								

REGISTER 24-3: AD1CON3: A/D CONTROL REGISTER 3								
R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
ADRC ⁽¹⁾	EXTSAM	PUMPEN ⁽²⁾	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	
bit 15	•	-				•	bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			ADC	S[7:0]				
bit 7							bit 0	
Legend:								
R = Readable		W = Writable b	it	U = Unimplem				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15		Conversion Clock						
		d ADC RC clock rived from syster		MHz nominal).				
bit 14		xtended Samplin	-					
		ll sampling after ished sampling	SAMP = 0					
bit 13		harge Pump Ena						
	1 = Charge pump for switches is enabled 0 = Charge pump for switches is disabled							
bit 12-8	SAMC[4:0]: Auto-Sample Time Select bits							
	11111 = 31 TAD							
	:							
	00001 = 1 TA 00000 = 0 TA							
bit 7-0	ADCS[7:0]:	A/D Conversion (Clock Select l	oits				
	11111111 =	256 • Toy = TAD						
	•							
	:							
	00000001 = 00000000 =	2 • Tcy = Tad Tcy = Tad						

TABLE 11-1: CONFIGURING ANALOG/DIGITAL FUNCTION OF AN I/O PIN						
Pin Function	ANSx Setting	TRISx Setting	Comments			
Analog Input	1	1	It is recommended to keep ANSx = 1.			
Analog Output	1	1	It is recommended to keep ANSx = 1.			
Digital Input	0	1	Firmware must wait at least one instruction cycle after configuring a pin as a digital input before a valid input value can be read.			
Digital Output	0	0	Make sure to disable the analog output function on the pin if any is present.			

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NB2	CH0NB1	CH0NB0	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0
bit 15	•	•		•	•	•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CH0NA2	CH0NA1	CH0NA0	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0
bit 7					l		bit (
Legend:							
R = Readabl	e bit	W = Writable	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 12-8	01x = Unimplemented 001 = Unimplemented 000 = AVss CH0SB[4:0]: Sample B Channel 0 Positive Input Select bits						
	11110 = AVD 11101 = AVS 11100 = Ban 10000-1101 01111 = No	D(1) s(1) s(1) d Gap Reference 1 = Reserved external channel 3 12 11 10 13 15 16 16 17 16 17 17 18 18 18 18 18 18 18 18 18 18 18 18 18	ce (VBG) ⁽¹⁾	(used for CTMU (used for CTMU	J)	sensor)	
bit 7-5		•		e Input Select b	oits		
		ons as for CHO					
bit 4-0	CH0SA[4:0]:	Sample A Cha	nnol (I Pocitive	Changet Calable by			

Same definitions as for CHOSRI4:01