### A Hardware Design Language for Timing-Sensitive Information-Flow Security

Danfeng Zhang Yao Wang G. Edward Suh Andrew C. Myers Cornell University

<u>ACM SIGPLAN NoticesVolume 50Issue 4</u> April 2015 pp 503–516 <u>https://doi.org/10.1145/2775054.2</u> 694372

信息安全可能会因底层硬件实现的泄漏而受到损害。最近一个突出的例子是 cache probing attacks,它依赖于缓存创建的timing通道。本文介绍了一种硬件设计语言SecVerilog,它可以在硬件级别静态分析信息流。有了SecVerilog,可以通过对定时信道和其他信息信道的可验证控制来构建系统。SecVerilog是基于Verilog,扩展了表达型注释,可以对信息流进行精确推理的语言。

它还提供了严格的形式保证(证明SecVerilog强制执行对时间的不敏感,从而确保了信息流的安全。)

本文通过构建一个安全的MIPS处理器及其缓存,证明SecVerilog使构建复杂的硬件设计成为可能。

#### 本文主要贡献

- 设计了SecVerilog,一种新的硬件描述语言,它通过对硬件内信息流的跟踪来扩展Verilog。
- 包含相关安全类型的表达式静态注释,实现flexible, fine-grained的重用和跨安全级别的硬件共享,
- HDL型系统能soundly控制信息流的正式证明(?文章里的证明很片面,看不明白,打算等学完了 Program Verification再来看看)
- 使用SecVerilog设计了一个安全的微处理器,证明了该方法的power。delay, area, power, performance and designer effort都很低。

#### SecChisel框架

#### The SecVerilog approach

参考下图的cache实现,灰字部分是从Verilog到SecVerilog的label扩展,这点和SecChisel很像,在设计硬件安全框架时也许是个公认的好方法(?)

```
1 wire {L} isLoad.isStore:
1 reg[18:0] {L} tag0[256],tag1[256];
                                             wire {L} hit0, hit1; // hitX: 1 iff way X gets a cache hit
2 reg[18:0]{H} tag2[256],tag3[256];
                                             3 wire {H} hit2,hit3;
3 wire[7:0] \overline{\{L\}} index;
                                             4 //LH(0)=L LH(1)=H
4 //Par(0)=Par(1)=L Par(2)=Par(3)=H
                                             5 wire {LH(timingLabel)} stall, hit, timingLabel;
5 wire[1:0] {Par(way)} way;
                                             6 reg[2:0] {LH(timingLabel)} dFsmState;
6 wire[18:0] {Par(way)} tag_in;
7 wire {Par(way)} write_enable;
                                             8 assign stall = ((isLoad | isStore) &
                                                 ("hit | (dFsmState != DFSM_IDLE)));
9 always @(posedge clock) begin
                                             10 assign hit = (timingLabel == 0) ?
     if (write_enable) begin
                                                ((hit0|hit1)?1:0) : ((hit0|hit1|hit2|hit3)?1:0);
       case (way)
       0: begin tag0[index]=tag_in; end
                                             13 case (dFsmState)
       1: begin tag1[index]=tag_in; end
                                             14
                                                  DFSM_IDLE: begin
       2: begin tag2[index]=tag_in; end
                                             15
                                                     // load hit
       3: begin tag3[index]=tag_in; end
15
                                                     if (isLoad && hit) begin
                                             16
       endcase
16
                                                       dFsmState <= DFSM_IDLE; // nonblocking assignment
                                             17
                                             18
   end
                                                endcase
                                             19
          (a) SecVerilog code for cache tags
                                                               (b) SecVerilog code for a cache controller
```

Figure 2. SecVerilog extends Verilog with security label annotations (shaded in gray).

#### 这样设计有什么好处?

首先,验证是在编译时完成的,避免了运行时的开销,并在早期设计阶段检测到错误。这在GLIFT[1]和 Sapper[2]中是不可能的。其次,变量和逻辑可以在多个安全级别中共享(例如,方式和命中与各种时序标签共享),这在Caisson [3]中是不可能的。此外,SecVerilog增加的编程工作量很小。Verilog代码几乎可以按原样进行验证,仅在变量声明中需要注释(安全标签)。

#### 语法和语义

除了添加的注释外,SecVerilog基本上具有与Verilog相同的语法和语义。

```
\begin{array}{lll} \text{Program} & \text{Prog} & ::= B_1 \dots B_n \\ & B & ::= \text{always} \ @(\gamma) \ c \\ & \text{Trigger} & \gamma & ::= \text{posedge clock} \ | \ \text{negedge clock} \ | \ \vec{v} \\ & \text{Cmds} & c & ::= \text{skip}_{\eta} \ | \ \text{begin} \ c_1; \dots; c_n; \ \text{end} \\ & & | \ v =_{\eta} \ e \ | \ v \Leftarrow_{\eta} \ e \ | \ \text{if}_{\eta} \ (e) \ c_1 \ \text{else} \ c_2 \\ & \text{Expr} & e & ::= \ v \ | \ n \ | \ \text{uop} \ e \ | \ e \ \text{bop} \ e \\ & \text{Vars} & x, y, v & \in \mathbf{Vars} \\ \end{array}
```

**Figure 3.** Syntax of SecVerilog.

```
Level \ell \in \mathcal{L} Family f \in \mathbb{Z}_n \to \mathcal{L} Label \tau ::= \ell \mid f(v) \mid \tau_1 \sqcup \tau_2 \mid \tau_1 \sqcap \tau_2
```

Figure 4. Syntax of security labels.

#### SecVerilog的类型系统

SecVerilog中的类型只是用安全标签表达式扩展的Verilog类型,见下图。

$$\frac{\Gamma \vdash e : \tau \quad v \not\in \mathsf{FV}(\Gamma(v))}{\Gamma, pc, \mathcal{M} \vdash skip_{\eta}} \text{ T-Skip} \quad \frac{\Gamma, pc, \mathcal{M} \vdash c_1}{\Gamma, pc, \mathcal{M} \vdash c_1} \quad \Gamma, pc, \mathcal{M} \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash c_1; c_2} \quad \text{ T-Seq} \quad \frac{\Gamma \vdash e : \tau \quad v \not\in \mathsf{FV}(\Gamma(v))}{\Gamma, pc, \mathcal{M} \vdash v =_{\eta} e \quad \Gamma, pc, \mathcal{M} \vdash v \in_{\eta} e} \quad \text{ T-Assign} \quad \frac{\Gamma \vdash e : \tau \quad v \not\in \mathsf{FV}(\Gamma(v))}{\Gamma, pc, \mathcal{M} \vdash v =_{\eta} e \quad \Gamma, pc, \mathcal{M} \vdash v \in_{\eta} e} \quad \text{ T-Assign-Rec} \quad \frac{\Gamma \vdash e : \tau \quad \Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_1}{\Gamma, pc, \mathcal{M} \vdash v =_{\eta} e \quad \Gamma, pc, \mathcal{M} \vdash v \in_{\eta} e} \quad \text{ T-Assign-Rec} \quad \frac{\Gamma \vdash e : \tau \quad \Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_1}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \text{ T-If} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash \mathsf{If}_{\eta} (e) c_1 \text{ else } c_2} \quad \text{ T-If} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash \mathsf{If}_{\eta} (e) c_1 \text{ else } c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash \mathsf{If}_{\eta} (e) c_1 \text{ else } c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash \mathsf{If}_{\eta} (e) c_1 \text{ else } c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash \mathsf{If}_{\eta} (e) c_1 \text{ else } c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash \mathsf{If}_{\eta} (e) c_1 \text{ else } c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc, \mathcal{M} \vdash \mathsf{If}_{\eta} (e) c_1 \text{ else } c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2} \quad \frac{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}(\eta) \vdash c_2}{\Gamma, pc \sqcup \tau, \mathcal{M} \cap \mathsf{DA}$$

Figure 5. Typing rules: commands.

(原文摘抄) SecVerilog类型系统以严格和可验证的方式静态控制信息流。该类型系统最新颖的特点包括:

- 可变的、依赖的安全标签 (类似于SecChisel)
- 控制标签通道的permissive但是sound的方式
- 模块化设计,将精度所需的程序分析与类型系统分开控制

与以前大多数基于语言的安全性工作不同,SecVerilog支持动态标签,也也就是可以在运行时更改的标签。使用应用于变量v的类型值函数 f来构造动态标签 f(v)。

#### Soundness证明

(待填写)

#### 实验结果

下图是对验证过的,没验证过的做区分的evaluation,包含Delay, area and power.

	Baseline	Unverified	Verified
Delay w/ FPU (ns)	4.20	4.20	4.20
Delay w/o FPU (ns)	1.64	1.67	1.66
Area $(\mu m^2)$	399400	401420	402079
Power (mW)	575.5	575.6	575.6

Table 3. Comparing processor designs.

下图是OpenSSL的例子,其中评估了两种安全策略: "nomix",整个程序标记为H,对应于以前安全硬件设计方法所针对的安全策略; "mixed",允许混合H和L指令,是SecVerilog的新特性。




Figure 9. Performance overhead of timing channel protection.

[1] M. Tiwari, H. M. Wassel, B. Mazloom, S. Mysore, F. T. Chong, and T. Sherwood. Complete information flow tracking from the gates up. In ASPLOS XIV, pages 109–120, 2009.

[2] X. Li, V. Kashyap, J. K. Oberg, M. Tiwari, V. R. Rajarathinam, R. Kastner, T. Sherwood, B. Hardekopf, and F. T. Chong. Sapper: A language for hardware-level security policy enforcement. In Proc. 19th Int'l Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pages 97–112, 2014.

[3] X. Li, M. Tiwari, J. Oberg, V. Kashyap, F. Chong, T. Sherwood, and B. Hardekopf. Caisson: a hardware description language for secure information flow. In ACM SIGPLAN Conf. on Programming Language Design and Implementation (PLDI), pages 109–120, 2011.

# Caisson: a hardware description language for secure information flow. (目前正在看,预计12.21左右完成)

<u>ACM SIGPLAN NoticesVolume 46Issue 6 June 2011 pp 109–120 https://doi.org/10.1145/1993316.1</u> 993512

Xun Li, Mohit Tiwari, Jason K. Oberg, Vineeth Kashyap, Frederic T. Chong, Timothy Sherwood, Ben Hardekopf

Department of Computer Science University of California, Santa Barbara, CA

信息流是一个重要的安全属性,必须从头开始纳入,包括在硬件设计时,为系统的信任根基提供一个正式的基础。本文结合了设计信息流安全编程语言的见解和技术,为设计安全硬件提供了一个新的视角。作者描述了一种新的硬件描述语言Caisson,它将硬件设计中常见的特定领域的抽象与安全编程语言中使用的基于类型的技术的见解相结合。这些元素的适当组合允许一个有表达力的、可证明是安全的HDL,在该语言的目标受众--硬件设计师--熟悉的抽象水平上运行。

作者为Caisson实现了一个编译器,将设计翻译成Verilog,然后使用现有的工具对设计进行综合。作为 Caisson有用性的一个例子,作者已经解决了安全硬件中的一个开放性问题,创建了有史以来第一个具有 微架构特征(包括流水线和高速缓存)的可证明的信息流安全处理器。本文合成了安全处理器,并在芯 片面积、功耗和时钟频率方面与标准(不安全)的商业处理器和在门级增强的处理器进行了经验比较,以动态跟踪信息流。本文合成的处理器与不安全的处理器相比是有竞争力的,而且明显优于动态跟踪。

#### 本文主要贡献

- 设计了Caisson,一种针对可静态验证的信息流安全硬件设计的硬件描述语言。
- 正式证明了Caisson可以执行对时间敏感的非干涉。
- 设计并实现了一个可验证的信息流安全处理器,它具有复杂的微结构特征,包括流水线和缓存。
- 将Caisson与不安全的商业CPU设计以及动态跟踪信息流的GLIFT CPU设计进行了经验性比较。在芯片面积(1.35倍对3.34倍)、时钟频率(1.46倍对2.63倍)和功率(1.09倍对2.82倍)方面,Caisson比GLIFT的基线处理器引入的开销少得多。

#### 语法和语义

```
r \in \textit{Register} \quad v \in \textit{Variable} \quad x \in \textit{Register} \cup \textit{Variable} n \in \mathbb{Z} \quad \oplus \in \textit{Operator} \quad l \in \textit{Program Label} prog \in \textit{Prog} ::= \mathsf{prog} \ l = \vec{r_\ell} \ \mathsf{in} \ d d \in \textit{Def} ::= \mathsf{let} \ \vec{s} \ \mathsf{in} \ c \mid c s \in \textit{State} ::= \mathsf{state} \ l_\tau \ (\vec{v_\alpha}) \ \kappa = d e \in \textit{Exp} ::= n \mid x \mid e \oplus e c \in \textit{Cmd} ::= \mathsf{skip} \mid x := e \mid c \ ; c \mid \mathsf{fall}_l \mid \mathsf{goto} \ l(\vec{x}) \mid \mathsf{if} \ e \ \mathsf{then} \ c \ \mathsf{else} \ c p \in \textit{Phrase} ::= prog \mid d \mid s \mid e \mid c
```

**Figure 3.** Abstract syntax. Type annotations  $\ell$ ,  $\alpha$ ,  $\tau$ , and  $\kappa$  are described in Figure 5

$$\begin{split} \gamma \in \mathit{Env} : (v \mapsto r) \cup (l \mapsto l) & \quad \sigma \in \mathit{Store} : r \mapsto n \\ \delta \in \mathit{Time} : \mathbb{N} & \quad \mathbb{C} \in \mathit{Config} : \langle p, \gamma, \sigma, \delta \rangle \end{split}$$

$$E ::= \Box \ | \ E \oplus c \ | \ n \oplus E \ | \ x := E \ | \ E \ ; \ c$$
 
$$| \ \operatorname{prog} \ l = \vec{r_\ell} \ \operatorname{in} \ E \ | \ \operatorname{let} \ \vec{s} \ \operatorname{in} \ E$$

$$\langle E[r], \gamma, \sigma, \delta \rangle \leadsto \langle E[\sigma(r)], \gamma, \sigma, \delta \rangle$$
 (REG)

$$\langle E[v], \gamma, \sigma, \delta \rangle \leadsto \langle E[\sigma(\gamma(v))], \gamma, \sigma, \delta \rangle$$
 (VAR)

$$\langle E[n_1 \oplus n_2], \gamma, \sigma, \delta \rangle \leadsto \langle E[n_1 \llbracket \oplus \rrbracket n_2], \gamma, \sigma, \delta \rangle$$
 (OP)

$$\frac{\langle e, \gamma, \sigma, \delta \rangle \leadsto^* \langle n, \gamma, \sigma, \delta \rangle}{\langle E[r := e], \gamma, \sigma, \delta \rangle \leadsto \langle E[\mathbf{skip}], \gamma, \sigma[r \mapsto n], \delta \rangle} \text{ (ASSIGN-R)}$$

$$\frac{\langle e, \gamma, \sigma, \delta \rangle \leadsto^* \langle n, \gamma, \sigma, \delta \rangle}{\langle E[v := e], \gamma, \sigma, \delta \rangle \leadsto \langle E[\mathbf{skip}], \gamma, \sigma[\gamma(v) \mapsto n], \delta \rangle} \text{ (ASSIGN-V)}$$

$$\frac{\langle e, \gamma, \sigma, \delta \rangle \leadsto^* \langle n, \gamma, \sigma, \delta \rangle}{\langle E[\text{if } e \text{ then } c_1 \text{ else } c_2], \gamma, \sigma, \delta \rangle \leadsto \langle E[c'], \gamma, \sigma, \delta \rangle} \qquad \text{(IF)}$$

$$\langle E[\text{skip ; } c], \gamma, \sigma, \delta \rangle \leadsto \langle E[c], \gamma, \sigma, \delta \rangle$$
 (SEQ)

$$\langle E[\mathbf{fall}_l], \gamma, \sigma, \delta \rangle \leadsto \langle \mathcal{F}_{cmd}(\gamma(l)), \gamma, \sigma, \delta \rangle$$
 (FALL)

$$\begin{array}{c} \gamma_{1} = \textit{Reset}(\gamma, l) \\ \gamma_{2} = \gamma_{1} [\mathcal{F}_{pnt}(l) \mapsto l] \\ \gamma_{3} = \gamma_{2} [\mathcal{F}_{prm}(l) \mapsto \gamma(\vec{x})] \\ \hline \langle E[\textbf{goto } l(\vec{x})], \gamma, \sigma, \delta \rangle \leadsto \langle \mathcal{F}_{root}, \gamma_{3}, \sigma, \delta + 1 \rangle \end{array} \tag{GOTO}$$

**Figure 4.** Small-step semantic rules for Caisson ( $\leadsto$ \* is the reflexive transitive closure of  $\leadsto$ ).

## Challenges and Opportunities of Security-Aware EDA (计划中,待填写)

JAKOB FELDTKELLER, Ruhr University Bochum, Germany

PASCAL SASDRICH, Ruhr University Bochum, Germany

TIM GÜNEYSU, Ruhr University Bochum, Germany

# TODO: 把各种HDL安全框架放一起做个比对,然后看一下有没有什么可以提升的空间