

**ZiLOG80**

**Calcolatori Elettronici**

*Bartolomeo Bajic*

Registri principali:  
 $8 \times 8 \text{ bit} = 64 \text{ bit}$ ,  
 $6 \times 8 \text{ bit} = 48 \text{ bit}$   
 disponibili al prog.

Registri alternativi:  
 $8 \times 8 \text{ bit} = 64 \text{ bit}$ ,  
 $6 \times 8 \text{ bit} = 48 \text{ bit}$   
 disponibili al prog.

Accumulatore  
 (registro principale)  
 8 bit

Interrupt  
 page  
 address  
 Register  
 8 bit

I

R

memory  
 Refresh  
 Register  
 8 bit

W	Z
B	C
D	E
H	L

W'	Z'
B'	C'
D'	E'
H'	L'

Registri alternativi  
 $2 \times 8 \text{ bit} = 16 \text{ bit}$

A'

A

F

F'



Flags 8 bit

S	Sign
Z	Zero
-	-
H	Half-Carry
-	-
P/V	Parity/overfl.
N	Negate
C	Carry


Registri di indirizzo:  
 $4 \times 16 \text{ bit} = 64 \text{ bit}$

IX
IY
SP
PC


Memoria Interna allo Z80




**LD B,C**




**ADD A,(HL)**



**JP nn**




**PUSH HL**



Parte comune  
a tutte le  
istruzioni


overlap

overlap








LD B,C



La memoria e' lenta!  
...incremento PC...






Machine Cycle One	→	M1
Memory Request	→	MREQ
Input / Output Request	→	IORQ
Read	→	RD
Write	→	WR
Refresh	→	RFSH
Halt State	→	HALT
Wait	←	WAIT
Interrupt Request	←	INT
Non-Maskable Interrupt	←	NMI
Reset	←	RESET
Bus Request	←	BUSRQ
Bus Acknowledge	→	BUSACK





LD B,C

T1	T2	T3	T4	T5	M1				
Opcode Fetch			M1	T1	T2	T3	T4	T5	

registri B e C non sono in comunicazione diretta






Machine Cycle One	→	M1
Memory Request	→	MREQ
Input / Output Request	→	IORQ
Read	→	RD
Write	→	WR
Refresh	→	RFSH
Halt State	→	HALT
Wait	←	WAIT
Interrupt Request	←	INT
Non-Maskable Interrupt	←	NMI
Reset	←	RESET
Bus Request	←	BUSRQ
Bus Acknowledge	→	BUSACK

ADD A,(HL)

T1	T2	T3	T4	T5	M2			T1	T2	T3...
Opcode Fetch			M1	T1	T2	T3	T4	T5	M1	


Opcode Fetch  
come per LD B,C



ADD A,(HL)

T1	T2	T3	T4	T5	M2	T1	T2	T3...
Opcode Fetch	M1	T1	T2	T3	T4	T5	M1	


Scarico HL invece di PC  
sull'ADDRESS BUS



ADD A,(HL)

T1	T2	T3	T4	T5	M2		T1	T2	T3...
Opcode Fetch			M1	T1	T2	T3	T4	T5	M1


Carico contenuto  
di (HL) in Temp




ADD A,(HL)

T1	T2	T3	T4	T5	M2	T1	T2	T3...
Opcode Fetch	M1	T1	T2	T3	T4	T5	M1	


M2 attende, ma parte  
Opcode F. seguente




ADD A,(HL)







In T5 termina ADD, coincide con M1 T2



















PUSH HL



Stack Pointer  
tipo FIFO










**PUSH HL**

T1	T2	T3	T4	T5	M2	T1	T2	T3	T4	T5
Opcode Fetch	M1	T1	T2	T3	T4	T5	M3	T1	T2...	

Tengo tutto  
sui Buffer









**PUSH HL**


T1	T2	T3	T4	T5	M2		T1	T2	T3	T4	T5
Opcode Fetch			M1	T1	T2	T3	T4	T5	M3		




# Gestione INT




# INT in IM2




Perriferica invia  
INTerrupt



# INT in IM2




Mp attiva M1 e alza impedenza DATA BUS




INT in IM2




Mp attiva IORQ




# INT in IM2




Periferica invia low byte di indirizzo



# INT in IM2




Mp legge routine di gestione INTerrupt



# INT in IM2



incrementa WZ e  
salva in PC





# INTerrupt handler routine

Interrupt Handler (classico)

PUSH AF  
PUSH BC  
PUSH DE  
PUSH HL

;...data acquisition...

POP HL  
POP DE  
POP BC  
POP AF

EI

Interrupt Handler (con EXX)


EX AF, AF'  
EXX

;...data acquisition...

EXX  
EX AF, AF'

EI  
RETI

# L'assembler Z80 usa istruzioni di lunghezza totale 1,2,3,4 byte




IORQ RD

T1 T2 TW T3

**M**

Vengono utilizzate solo le linee A0...A7  
dell'ADDRESS BUS (256 dispositivi I/O)




# IORQ RD

T1 T2 TW T3

**M**

L'IORQ e' simile alla lettura della memoria, ma si attiva IORQ invece di MREQ




IORQ RD

T1 T2 TW T3

**M**


Viene automaticamente inserito uno stato TWait.  
Una periferica lenta puo' inserirne altri ancora.




IORQ RD

T1	T2	TW	T3
M			


Rilasciato WAIT la periferica scrive



# BUSRQ




Una periferica molto veloce e' meglio scriva /legga direttamente in memoria: usa BUSREQ









# BUSRQ




Quando la periferica ha finito rilascia BUSREQ.  
Il tutto e' detto DMA-Direct Memory Access



# BUSRQ



Mp disattiva BUSACK, riprende controllo BUS  
Se DMA lunghi, periferica deve fare Refresh



# RESET

Il RESET permette un'accensione ordinata del processore e deve essere tenuto attiva per almeno 3 cicli di clock

## Effetti:

PC=0

IFF1=0

IFF2=0

I=0

R=0

IM=0

ADRESS e DATA BUS: alta impedenza

CONTROL LINES: inattive